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ABSTRACT
Space power supply manufacturers have tried to increase power density and
construct smaller, highly efficient power supplies by increasing switching frequency.
Incorporation of a power MOSFET as a switching element alleviates switching loss.
However, values of RDS(on) (drain-to-source resistance in the on-state) for MOS-
FET's are of such magnitude to produce greater on-state losses than an equivalent
BJT operated in saturation. This research serves to introduce a design concept, per-
tinent to low-voltage relatively-high-current applications, that minimizes the peak
current through the switching element in order to reduce average power loss. Basic
waveforms produced by different PWM and resonant mode topologies were exam-
ined. Theoretical analysis reveals that a ramp-sine current waveform could cut
conduction power loss by at least 18% over a conventional Buck switching con-
verter. A 14V, 14V combination quasi-resonant Buck/ZCS, Quasi-Resonant Buck
dc-dc converter with an unregulated input voltage of 28 V was built for simplicity
to demonstrate one particular waveshaping technique. This converter represents a
useful example of an actual circuit which is capable of producing the desired ramp-
sine switch-current waveform. Final results confirm improvement in conduction loss
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I. INTRODUCTION
A complete satellite power system consists of a multipanel solar cell array,
a rechargeable battery, voltage limiting elements, and power conditioning devices
such as voltage regulators and direct current-to-direct current (dc-dc) converters.
Spacecraft power systems are involved in the efficient collection, transformation,
and distribution of accessible solar, chemical and/or nuclear energy into electrical
power for consumption by other systems and payloads. Advancing technology for
spacecraft has placed increased demands on components of the system itself. Use of
improved power electronics for power conditioning is today a necessity. The power
conditioning aspect associated with electrical power systems has become the heart of
all spaceborne craft. Power control electronics are responsible for effectively fulfilling
the engineering power management function (power flow control, balanced energy
management of multiple power sources and energy storage elements, autonomy of
systern operation during all mission phases, and elimination of potential mission
critical failure modes) onboard all orbiting platforms. [Ref. l:p. 391]
The power distribution of energy to other systems and payload equipment
alike in an unregulated bus is accomplished through decentralized dc-dc converters.
Designers distribute raw unconditioned dc power and regulate the voltage at the
point of use in order to build redundancy into a system. Large numbers of converters
are therefore necessary to meet all voltage and power requirements present in a
spacecraft.
Spacecraft power systems were for a long time considered of secondary im-
portance, considered to be very conventional in nature, and hence received mininal
1
attention during the thought process from which development of the satellite sys-
tem architecture occurred. A study conducted on eight Jet Propulsion Laboratory
funded programs, Mariner Mars 1964 through Galileo 1986, reveals in Figure 1.1,
that about 30% of total spacecraft weight is concentrated in packaged electronics
[Ref. 2:pp. 134-135]. With the greatest potential for spacecraft mass savings com-
ing in this area over time, as proven in Figure 1.2, the impact of efficient circuit
operation and physical realization of electronic power subsystems has become read-
ily apparent. The call for improved efficiency and higher switching frequencies has
renewed interest in both resonant and pulse width mode (PWM) technologies.
One of the most significant opportunities for improving power density in a
dc-dc converter (as illustrated in Figure 1.3) comes in the area of the switching
element. Power Metal-oxide Semiconductor Field Effect Transistors (MOSFETs)
allow dc-dc converter operation to take place at higher switching frequencies, using
relatively simple drive circuitry to add to system reliability. However, this device
cannot operate without loss and is impaired by certain kinds of dissipative losses.
Power losses in a dc-dc converter are comprised of both switching losses and
conduction losses. Switching losses increase ii direct proportion to frequency. Each
time the switching element is turned on or turned off, as demonstrated in Figure
1.4, a proportional amount of energy is dissipated. The more frequently the device
is operated, the greater the power loss. At the other end of the spectrum exist
conduction losses. This form of energy dissipation represents an almost constant loss.
strictly dependent upon the converter load and the on-resistance characteristic of
the particular MOSFET chosen as the switching element (Ref. 3:p. 322]. MOSFE]s
are capable of fast switching, but are relatively high in conduction loss.
The motivation for moving towards higher switching frequencies as showil in
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Figure 1.4: Power Semiconductor Switch (a) Voltage and Current Wave-
forms and (b) Dissipated Power W~aveform [From Ref. 3]
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comprise a major portion of a dc-dc converter. These elements become smaller
in size at higher frequencies, because they need to store relatively less energy for
shorter periods of time. For this savings to occur, the switching frequency must be
raised from tens of kilohertz to hundreds of kilohertz [Ref. 2: p. 319]. Beyond this
point, movement into frequencies in the megahertz range produces significantly less
yield. Tradeoffs due to parasitic elements start to occur. [Ref. 3:p. 319, Ref. 4:p.
61, Ref. 5:p. 362]
Power conversion designs employing conventional PWM dc-dc converters are,
however, besieged by switching losses at higher frequencies. PWM converters have
been perfected to operate most efficiently at an optimal switching frequency range
between 30-50 kHz [Ref. 6 :p. 58]. In a square-wave operation, each time the
switching element is turned on or off, and current or voltage is interrupted, energy
is dissipated in the form of heat. Worry over a proper thermal design and the size of
the heat sink increases. To remedy this situation and alleviate switching loss, quasi-
resonant dc-dc converters have recently been developed for use. Experimentally, this
technique using power MOSFETs has been proven successful for higher frequencies
up to approximately 10 MHz [Ref. 4:p. 61]. This type of dc-dc converter increases
efficiency as it separately improves reliability by alleviating switching stresses.
To achieve higher power system density and reduce the size and cost of the
power conversion subsystem designs, design engineers have, in their research and
development efforts, focused most of their attention on:
" higher switching frequencies,
" higher levels of circuit integration, and
" improved thermal performance [Ref. 3 :p. 319].
CONTROL
CIRCUITS ORIVE CIRCUITS
s.s ) PC BOARD
15o0w OUTPUT
SR CU IN TOTAL
Figure 1.5: Relative Portions of a Space Consumed in a DC-DC Con-
verter Operating at 400 kHz (From Ref 3.]
However, it is the intent of this research to concentrate specifically on conduction
loss. On a percentage basis, conduction losses are more prevalent in instances when
power is supplied at low voltages and high currents, as in satellites. This thesis. for
two reasons, is used to develop an engineering scheme which creates a switch-mode
current waveform that represses conduction loss in a power MOSFET.
First. when operating a conventional PWM dc-dc converter, a trade-off exist -
in this technology between greater on-state losses and lower switching type tra;:-
sient losses. Power MOSFETs are characterized by their fast switching speeds and
a relatively large forward drop in the on-state. As expected, a Bipolar Junction
Transistor (B.JT) has a significantly less total power loss at low frequencies while
the performance of a power MOSFET is greater at high frequencies. Any improve-
ment in the form of the resulting switch-mode current waveform put through the
6
semiconductor switch will lessen the detrimental effect produced by conduction volt-
age drop in either case. However, the movement in the point of intersection (the
"crossover point") between two curves showing the total power loss per unit area in
these two types of transistors caused by a reduction in on-state losses would prove
to be more instrumental in a majority carrier device functioning at a low frequency
and low voltage. A combination of either two or three ZCS, quasi-resonant dc-dc
converters would produce this effect and provide a boost in power density. This
in-turn would reduce the symptom of higher resonating rms current, which would
in the end cut conduction loss during the switch-on time interval.
Secondly, to a lesser extent, use of a ZCS, quasi-resonant technique would offer
the consideration of extra power transferred per switching cycle without an increase
in EMI.
The choice in this design is not to ameliorate component quality (e.g.. MOS-
FET on-resistance) or to employ a very heavy gate overdrive to reduce on-voltage
losses, but to concentrate on improving the behavior of the current waveform through
the converter switching element itself. This research re-examines the basic features
of both the Buck PWM and ZCS, Quasi-Resonant dc-dc converters to devulop an
ideal step-down converter topology. Combination of the best features of each type
of converter is targeted to produce an optimal circuit design with the following
characteristics in mind:
" low conduction losses due to use of a proposed waveshaping technique.
" higher operating efficiency,
" improved power density to lessen power demand requirements and reduce the
physical size of the overall power system itself.
7
* one switching element,
* simple control circuitry,
9 reduced radiation by employing a zero-current switching strategy,
* improved converter reliability and less stringent thermal design, which implies
reduced switching stresses and switching losses,
* faster dynamic response from use of a power MOSFET.
Discussion in subsequent chapters begins by qualitatively developing a numer-
ical method to compensate for on-resistance loss generated within the switching
element. A technique used to minimize peak current through current waveform
shaping is brought forward.
Chapter III is used next to present the different categories of power conversion
alternatives available to the power electronics engineer today. Each major type of
power supply is discussed concentrating on its ability to efficiently regulate supplied
electrical power and control power dissipation losses. In particular, the basic opera-
tional theory and circuit analysis of both the PWM Buck dc-dc power converter arid
Quasi-Resonant, ZCS dc-dc power converter are given. This serves to introduce the
parameters which affect boundary conditions and influence the dc conversion ratio
in each circuit. The analysis is presented in a practical, easy-to-understand manner,
in order to comprehend how the various modes and waveforms are produced.
The impact behind the selection of the switching element is judged in Chap-
ter IV. The critical characteristics involved in the performance of POWERMOS
transistors are purposely deliberated.
The last chapter outlines the theoretical process involved in the development
of a ramp-sine current waveform. Certain design specifications are given. Specific
8
equations which dictate the exact relationship between the peak values of the two
individual current waveforms are identified. As a practical example, the ramp-sine
current waveform is produced from its brassboard model. The modes of the resulting
circuit are illustrated.
The remaining portion of the chapter deals with an evaluation of dissipative
losses from the operational circuit. As a result, a final comparison is made between
the magnitude of the relative values of conduction loss which exist between different
current waveforms.
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II. GENESIS OF A NEW POWER
CONVERSION STRATEGY
Both the passive and active components affect the overall mass, volume, and
efficiency of a dc-dc converter. Analytical evaluation of the power losses associated
with these elements therefore becomes necessary to achieve an optimal power system
configuration.
Relatively speaking, as previously shown in Figure 1.3, the second highest
power loss in a dc-dc converter comes in the activation of the primary power switch.
Losses in the semiconductor device can reduce overall converter efficiency by 5-10%
[Ref. 3:p. 322]. The seriousness of the loss is amplified and becomes significant as
efficiencies begin to approach 90%.
The power dissipated, PL, in a converter circuit is due to a combination of
conduction and switching losses occurring in the switching element at turn-on and
turn-off. Expressing these losses in their equation form leads to,
PL = Pond + Psw (2.1)
where
D Pco d = Total amount of conduction loss due to non-zero on-resistance, RDS (en).
during switching element on-time.
*P,, = Total amount of switching loss due to power dissipated in the switching
element during both turn-on and turn-off times, and the type of load switched.
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Attempts to further reduce dc-dc converter size and increase power handling density
has led to much research using higher frequencies to eliminate switching losses. How-
ever, first and foremost, research in this section qualitatively seeks to demonstrate
a means to compensate for on-resistance related losses. Assuming a fixed block-
ing voltage, on-state current, and device area, Figure 2.1 clearly demonstrates the
limit conduction losses have placed on power MOSFET devices today. As switching
frequencies extend into the 10 MHz frequency range and parasitics are explicitly in-
corporated into topological designs, emphasis on conduction losses can be expected
to escalate rapidly [Ref. 5:p. 3631, [Ref. 8:p. 12].
A. WAVESHAPING TO LIMIT POWER LOSSES
1. Conduction Losses
Manipulation of the current waveform through the converter switching
element to control the conduction power loss is founded upon the following princi-
ples. First, the average amount of charge. Q, that a switching element can transfer
in a prescribed amount of time. r, is given by.
Q i(I)dt (2.2)
where i(t) is the switch-current waveform under consideration. If r is fixed, the
maximum amount of charge attainable is strictly dependent upon the quantity of
current, i(t), present. Figure 2.2 represents three basic current waveforms with
identical values of r. In each case, peak current is expressed in terms of normalized
charge, Q. divided by on-time, r. As shown, the rectangular waveform most effec-
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Figure 2.1: Qualitative Plot of Conduction Losses and Switching Energy
Versus the Amount of Stored Charge [Fromn Ref. 7]
Secondly-, the average power dissipated by the switching element in the
samne cycle is proportional to,
Pcond = RSdft (2.3)
T JtI
or
pcorid f.,712(~ ~( 0 )(4
where
* 7 Switching' element oni-timle.
* T =Switching period,
* =Switching frequency.
* ID(on) = On-state drain current.
* VDS(o,) On-state drain-to-source voltage, and
" RDS(On) = Drain-to-source voltage in the on-state.
If RDS(on) and T are assumed to be equal to one in value, the power consumed by
the conduction process is strictly dependent upon the current as a function of time
squared. Control over this parameter is vitally important, and hence becomes the
dominating theme behind the development of a waveshaping technique. Using the
ramp function found in Figure 2.2 as an example, substitution of i(t) = (I/T)t into
Equation 2.3 yields
Pcoiid 7 2.5)3 P
an equation for power loss in terms of peak current and device on-time. Replacement
of peak current in Equation 2.5 with an appropriate value of normalized charge
produces figures for accompanying values of current and power. Results recorded
in Table 2.1 prove, in this instance, that a ramp like current waveform is 3 3cW less
efficient than a rectangular waveform having a Q of one. Similarly, if the same
logic is applied again, an expression can be developed for any half-sinusoidal current
waveform as a function of time using.
I) =J sin (t) dn (2.6)
where Tm is the half period of the m" sinusoid in question and m is the integer
number value of the particular waveform under consideration.
In contrast, a singular sinusoidal current waveform as shown in Table 2.1 can
be expected to realize a 7.43/( improvement in conduction loss over the ramp current
waveform.
In order to experiment with different combinations of waveforms and to
extend this analysis one step further, an optimization routine entitled ZXMIN was
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TABLE 2.1: Waveform Results
% REDUCTION
WAVEFORM IP P Q RAMP
Ramp 2.000 1.333 1.0 0.00
Sine 1.571 1.234 1.0 7.43
Sine-Sine 1.395 1.147 1.0 13.95
Ramp-Sine 1.388 1.086 1.0 18.60
Sine-Sine-Sine 1.372 1.302 1.0 2.33
Ramp-Sine-Sine 1.171 1.001 1.0 24.90
used to lessen the prodigious amount of calculations involved. This algorithm, which
is a part of the IMSL library, uses a quasi-Newton method to locate the minimum
of a function f(x) of N variables, x = (x,x,.. .,x, ). By squaring the sum of the
different current waveforms in question and integrating over the switching element
on-time interval, a function proportional to the average power of the combined
waveforms is derived. Applying ZXMIN produces an output vector X of length N.
Vector X contains N final parameter estimate values, as determined by ZXMIN. that
causes the power function to be a minimum. Each estimate represents the current
amplitude and period required to minimize average power, P, at a Q equal to one
for each combination. Appendix A is used to give a complete explanation of the
IMSL routine ZXM IN. Also, present in Appendix A are the graphical results to the
six different current waveforms analyzed.
Table 2.1, from the calculations performed in Appendix A, lists for each
current waveform the minimum power, P, and associated current value, 1,, required
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to produce a charge, Q, of one. The current Ip represents the resulting minimum
peak current from the sum of rn different waveforms being added together. Utilizing
the ramp waveform as a benchmark, the particular combination of the ramp, sine,
sine waveforms is most advantageous. A 25% reduction in conduction power loss is
obtainable in comparison to the ramp waveform alone.
2. Switching Losses
Switching losses in a power MOSFET can be calculated using,
tot
P.8  f. [ID(n) VDSOfl) j [ (i )]+ ID__ VDs, o' 18] dt (2.7)
= fs'D(on) VDSo) 2t,+ t2(2.8)
where
* Is, = Current rise time, and
t = Current fall time.
Higher operating frequencies imply proportionally greater energy losses. When
switching frequency is increased, larger heat sinks are required in dc-dc convert-
ers as the fixed amount of power dissipated during each cycle is repeated more
often. Hence, switching losses limit dc-dc converter size. [Ref. 3:p. 322. Ref. 9:p.
4.5]
The results found in Table 2.1 are promising and a discovery of this
nature may have other possible ramifications as well. Being able to construct a
current waveform containing sinusoidal elements would constitute the creation of
a zero-current-switching waveform. Turning the switching element on and off at
zero current would not contribute, but assist in reducing both switching losses and
15
switching stresses. Thus, additional and unexpected gains in power density, effi-










Figure 2.2: Hierarchy of Basic Current Waveforms as a Function of
Charge, Q, and Switch on-time, 7~.
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III. POWER CONVERSION ALTERNATIVES
The concept of both linear and switch-mode power supplies is not new. As
illustrated in Figure 3.1, there are several different types of power supplies available
that will allow a design engineer to transform dc at one voltage level to dc of another
voltage level. Over the years, the array of differences in voltage and current require-
ments specified for different applications has produced a variety of tailor-made dc-dc
converters specially designed to meet this indigence state.
In a MOSFET, where conduction loss is
Pcond 12  , (3.1)
the drain current., ID, must be as small as possible to achieve highest efficiency. This
chapter serves to examine how peak drain current through the switching element
varies in two selected topologies.
The discussion begins with an investigation into the approach used in both
linear and non-linear power supplies (square and sine-wave) to achieve voltage reg-
ulation in dc-dc power conversion; characteristic voltage and current waveforms are
then explored to understand their waveshaping modus operandi. Today's superior
high-frequency semiconductor devices permit active waveshaping to be employed as
a methodology to better control and process power. Activc waveshaping typically
increases power density by extirpating most of the weight and volume normally
dedicated to low frequency filter elements. Completion of this study is used by the




Figure 3.1: Classification of DC-DC Converter Power Supply Technology
dc-dc power converter topologies are appropriate for use in the framework of a dc-
dc converter design. A model is developed for each converter type chosen which
analyzes their structural properties and resulting voltage and current waveforms.
A. DISSIPATIVE OR LINEAR POWER SYSTEMS
In the basic design of a linear power supply, as shown in Figure 3.2, the
converter uses a series linear element, usually a transistor operating in the continuous
conduction mode, to act as a variable resistor to control and regulate the output
voltage. The voltage across the pass transistor is always equal to the difference
between the input and output voltage. In the linear mode of operation, dissipation
in the controlling element is high and converter efficiency is low (30-60(A). The linear
regulator circuit provides precise line and load regulation required at the output of
the supply. Although simple in design, this regulator type possesses no waveshaping
capability. Hence. both the series and shunt dissipative regulators are of little use
to the design engineer in reducing system losses.
B. NON-DISSIPATIVE OR SWITCH-MODE POWER SYSTEMS





Classically, each type of switch-mode converter is composed of a power handling
device arranged in tandem with a distinctive number of passive energy storage ele-










Figure 3.2: Linear DC-DC Power Systems: (a) Series Regulator, (b)
Shunt Regulator
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energy supplied by the source to the load. The power transistor is treated as an ideal
switch. The kind of power transistor chosen is selected to operate in either its satu-
rated (ON) or cut-off (OFF) mode to minimize power losses. The constant periodic
changes between the two states makes these converters non-linear. Switch-mode
converters possess the ability to use the fraction of time that the switch remains on
(r, to, DT, etc.,) in comparison to the switching period to regulate power flow to
the load. The switching regulator obtains high efficiencies as a result of:
* its ability to vary the duty cycle to raise the switching frequency above the
line frequency to reduce the volume of reactive components and limit power
losses, and
* excellent closed loop load-transient response over wide ranges in load current
[Ref. 12:p. 53].
Major internal losses, however, do exist from high currents flowing through the
saturation resistance at transistor turn-on and transient switching losses occurring
at higher frequencies.
The combination of high efficiency, small magnetics, and reduced switcliig
stress has resulted in improved, more reliable power converters rated at 200 \.
which are emerging with power densities approaching 1 kXV/in 3 at 9SVX efficiericV
[Ref. 13].
1. Square-wave Converters
As implied by Figure 3.3. a great variety of possible switch-mode topolo-
gies can be constructed using any particular combination of switches and storage
components. However. only one out of the four of the most elementary converters.
which are fundamental to all other derived dc-dc converters, is discussed here.
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Figure 3.3: General Arrangement of Storage Components, Switches, and
Low Pass Filter Elements in a Switch-mode DC-DC Converter [From Ref.
14]
The PWM controlled dc-dc converters, illustrated in Figure 3.4, operate
in a switching mode rather than an analog mode to impress square waves of current
and voltage onto power semiconductor switching elements. The desired dc output is
controlled by use of a switching transistor, inductor or high frequency transformer,
rectifier, and output filter network to properly regulate the voltage against changing
line and load conditions. Typical square-wave converters process power at a rate of
20 to 500 ktlz. Within this frequency range, the system is considered to be optimal
in size. weight. reliability, and cost. Above this plateau, square-wave converters
are completely overwhelmed by frequency related losses. At the cost of complexity.
MOSFETs are generally used in resonant circuits to alleviate this condition.
a. Buck DC-DC Converter
(1) Operational Characteristics
The simplest and most fundamental configuration to under-









Figure 3.4: Input and Output Current Waveforms of Basic DC-DC Con-
verters [From Ref. 15)
is comprised of the following components: an ideal switch. sw, which can be real-
ized in this case by the implementation of a BJT with a free-wheeling diode, DI:
a dc power source. V: and a L-C filter used to reduce voltage ripple and provide a
constant output, V,,,. across the load, RL. The value of C is chosen such that it
is sufficient in size to ensi're that the change in VL (AVL) is small. The diode and
transistor used in this discussion are assumed to be ideal switching components.
In a Buck dc-dc converter, the regulated output voltage. V,,.
is always less than the given range of the input, V. Using an integrated circuit con-
troller, the output voltage, V,, can be compared with a stable reference voltage to
create an amplified error signal to generate either a PWM or Frequency Modulated
(FM) waveform, which will control the switch-off period adequately.
During the switching cycle in a Buck dc-dc converter, switch.
sw, as indicated in Figure 3.5(a) is periodically manipulated after a given amount
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of time, r, from position A to position B for timt T - r. The circuit topology in
Figure 3.6 results. When switch, sw, is placed in position A at the beginning of
the cycle time, to, the input voltage, V, is greater than the output voltage, Vo,t.
This produces a constant voltage, VL = V - Vout, across inductance, L. Diode, D1 ,
is reverse-biased due to the polarity of input voltage, V. This forces all current to
flow into inductor, L, and a voltage to build across capacitor, C. Inductor current,
iL(t), ramps upward producing an output voltage across the load with a polarity
in the direction as shown in Figure 3.6. This process occurs approximately until
the output voltage, Vout, exceeds a given reference voltage and the switch moves to
position B. The peak current, Ip, developed in the inductor is directly proportional
to the amount of time switch, sw, is turned-on.
Once a value of V,t is achieved, switch, sw, is turned-off or
opened at time t = r. The voltage, 1', immediately drops to zero volts and the
stored magnetic energy in inductor, L, reverses its field polarity to preserve the flux
created by the formerly applied ernf, causing diode, D1 , to become forward-biased.
Diode D1 , behaves as an automatic switch, able to commutate inductor current.
Current through inductor, L, begins to ramp downward as current is discharged
into both the load, RL, and filter capacitor, C. Note, that the output, voltage
polarity across the load, RL, -emains unchanged as the voltage out, Vo,. remains
constant.
At the end of the second time interval, either one of two different
operational conditions can prevail. If the inductance current, iL(t), throughout
the course of the switching cycle in Figure 3.7(a) never reaches zero, the circuit
operationally is specified as acting in the continuous conduction modc. Inductor
current, L(t), is always some non-zero positive value. However, if all accumulated
energy in inductor, L, is expended and dissipated in the load, capacitor C will be
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forced to s' art its discharging process. This in turn will cause the output voltage
to fall. The capacitor will completely discharge through the load due to diode, D1 ,
positioning. At this point in time, switch sw will return back to position A and
the process will repeat itself. A switch-mode converter in which the inductance
current, iL(t), becomes zero during a portion of the switching process, as shown in
Figure 3.7(b), is specified as operating in the discontinuous conduction mode. The
minimum amount of time necessary for the load to dissipate the energy built up in
the inductor for a given on-time, r, is dictated by the si7e of the load requirement
itself. As it will be shown in subsequent paragraphs, transition from a continuous
to a discontinuous conduction mode can also be made a function of duty cycle, D,
switching frequency, f,, and inductance, L, as well.
(2) DC Voltage Conversion Ratio
For any given design neglecting the voltage drop across the
diode and the saturation voltage drop of the transistor in Figure 3.5. duty cycle, D,
is defined as
D T rf (3.2)
where
* r = Switch on-time,
f = Switching frequency, and
* T = Switching period.
Given the fact that the average voltage across an inductor over a complete period
is zero, the volt-seconds stored in the inductor during interval, T, must equal the
volt-seconds released during the inductor discharge interval [Ref. 14:pp. 2S2-283.
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Figure 3.5: Buck DC-DC Converter Model: (a) Basic Circuit Topology,













Figure 3.6: Resulting Topological Changes in the Buck DC-DC Converter
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the inductor must be equivalent. Therefore, it can be stated that over two switched
intervals,
IDT fT
0 Vpidt fD T VLdt (3.3)
Energy stored [volt - sec] Energy released [volt - sec]
or after completing the necessary integral calculation noted above:
(V - V..t)DT = Volt(1 - D)T . (3.4)
As a result of this criterion, a Buck dc-dc converter functioning in the continuous
conduction mode will have a duty cycle, D, of,
D = Vout (3.5)
V
By defining M, a commonly used dimensionless parameter, as the dc voltage ratio
(or converter gain) as
SVoutMl V , (3.6)V
the step-down dc conversion ratio for a Buck dc-dc converter can be expressed as.
M = D [Continuous conduction modc]. (3.7)
Equating Equation 3.2 to 3.5, it is obvious that Vo,,t will always be less than V in
value.
In the discontinuous conduction mode, the energy stored in the
inductor during the interval, r, and then subsequently recovered during discharge.
7mi, - r, or D2 T, is slightly different than the aforementioned case or,
(V - Vot)DT = Vout(Tmj. - r)T (3.8)
where T,in is the period of maximum switching frequency.
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This equation, which reduces to
VD VD
Vot= D + (Tmj. - 7)- + 2 ' (3.9)
allows for a step-down conversion ratio of
Vo_ D
M = Du + D2 [Discontinuous conduction mode]. (3.10)
To develop a similar relationship for the dc voltage conversion
ratio of a Buck converter functioning in its discontinous mode, it first must be
understood that the dc output current (ILAvG = fi) found in the load must match=RL )fudi h s ac
the average value of the current present in the inductor over time T or, from Figure
3.7b,
IJr lIILAVGT = - +"(Tminr) . (3.11)
Peak current, lp, in the inductor can easily be determined from the very well-known
inductor voltage relationship
V = L d i  (3.12)dt
as being




L= Tmn = Vo,- (For inductor dischargf). (3.14)
L L
Therefore, by substitution of Equation 3.13 into Equation 3.11, Equation 3.15 re-
sults,
ILA VG = VOW Vo,,tD 2T (.1D)RL 2L [D+D 2]
in order to achieve an equation for D2. The equation for D2 is




2L 2Lf(K = RLT =R- (3.17)RLT RL
This produces the desired result of
M(D, K)= oVut = 2 [Discontinuous conduction mode] (3.18)V 1 + il+_
in terms of D and K by careful substitution of Equation 3.16 into Equation 3.10 for
D 2 .
It is very important to note the dramatic effect the parameters
D 2, D, and K have on the voltage out of a Buck dc-dc converter operating in the
discontinuous conduction mode. The dc gain exhibits a very strong dependence on
switching frequency, inductor size, loading condition and duty cycle. This outcome
is in very sharp contrast with Equation 3.7, the result for the continuous conduction
mode.
A converter can be operated in an open or closed loop manner.
In an open-loop consideration, the converter is operated inde-
pendently of the feedback regulator [Ref. 18:p. 148]. The duty cycle, D. is given
and externally controlled (independently generated) [Ref. 19:pp. 117-118]. Con-
sequently, the decay ratio, D2, is a function of K and D as found in Equation
3.16.
In a closed-loop consideration, the dc output voltage is kept
constant regardless of the input voltage by maintaining control over the duty cycle
(PWVM) or Tmn, (FM). The type of regulator used for PWM control adjusts tile
value of D, and hence D 2 is strictly dependent upon D and K. It therefore becomes
accommodating to develop an expression for D and D2 in terms of M and K.
Equations 3.16 and 3.18 can be rearranged to create
D(A, K) 512 (3.19)
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Figure 3.8: Inductor Current Conduction Mode Boundary Relationship:
(a) Discontinuous Conduction Mode, (b) Continuous Conduction Mode
(After Ref. 16]
and
D 2 (M, K) = IK(1 -V) (3.20)
[Ref. 1S:pp. 148-149, Ref. 19 :p. 116]
(3) Boundary Condition Determination
It is now important to investigate the condition which deter-
mines whether a dc-dc converter is operating in the continuous or discontinuous
mode. The boundary that splits the two modes apart is solely dependent upon the
size of the inductor current decay interval. Using Figure 3.8 as a sample waveform.
this principle is illustrated as follows.
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When interval D2T is less than interval, T - r, or equivalently,
T(1 - D), the converter operates in the discontinuous conduction mode. Thus,
D2 < 1 - D [Discontinuous conduction mode]. (3.21)
If, though, D 2, the decay ratio, is made greater than the switch-off ratio, then the
switch-mode converter will function in the continuous conduction mode yielding to
the condition:
D2 > 1 - D [Continuous conduction mode]. (3.22)
It is important to notice, again. how inductor current in each case varies within the
interval, T. The guideline established for the boundary between two conduction
modes in the case of the Buck converter therefore becomes:
D2= 1-D [Ref. 19 : p. 117]. (3.23)
The critical value of K, K,,,itja. as defined in Equation 3.17,
which defines the boundary between two conduction modes can be determined by
placing D2 from Equation 3.16 into Equation 3.23 to form:
I', = I - D . (3.24)
As a result, the criteria for defining the correct operating mode for any dc-dc con-
verter becomes
K = Icrit Limiting case btu'ccn conduction mods . (3.25)
K < Kcrit Discontinuous conduction mod( ,and (3.26)
K > Kcrit Continuous conduction mod. (3.27)
[Ref. 18:p. 149. Ref. 19:p. 117, 125]
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By plotting Equation 3.24 in Figure 3.9, the range of operation
for a Buck dc-dc converter can clearly be determined. If K is greater than Kc,,t(D),
as specified by the operating parameters L, R, and f., then the switch-mode con-
verter will always function in the continuous conduction mode, independent of duty
cycle D. However, when K is less than Kmax, the switch-mode converter operates
in the discontinuous conduction mode. K'Tit.,z is the maximum value of D possible
for the function given in Equation 3.24.
Equation 3.24 defines K,it(D) for the open loop consideration.
For the closed loop case, when it is more suitable to describe the boundary condi-
tion in terms of the dc gain, M, the parameter D can be proven equal to Al by
substitution of Equation 3.23 into Equation 3.10 for D2 and reducing the result.
The criterion for KCit is thus established by replacing D with Al in Equation 3.24
to form:
.,(A ) = 1 - Al . (3.2S)
Graphing D vs. M(D, K) (Equation 3.18) in both conduction
modes provides interesting insight into the dc voltage gain characteristics of the Buck
dc-dc converter. It is evident from Figure 3.10 that transition from one conduction
mode into another for the Buck dc-dc converter occurs at higher values of D when
K << 1. In the continuous conduction mode. Al behaves in a highly linear fashion
in contrast to its opposing mode of operation. A Buck dc-dc converter functioning in
its discontinuous conduction mode increases in its degree of non-linearity in inverse
proportion to K.
Transition fron a continuous to a discontinuous mode of oper-
ation for a Buck dc-dc converter with a maximum K j, value of less than one can
be achieved by varying the duty cycle, D, as just shown in Figure 3.9 and Figure
3.10. The range of the duty cycle. D, or its corresponding gain, M(M - V-S). is
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important when designing a closed loop system in which the output voltage Vot is
held constant over a widely varying range of input voltages, V.
From an operational viewpoint, the design engineer usually is
most interested in how a change of load, RL, will affect the converter operating
mode. As load resistance, RL, is increased to a high R value and the average
inductor current is reduced below some critical value Rcit, a converter will enter
into its discontinuous mode of operation. Figure 3.11 indicates the effect load has
on the inductor current waveform as load resistance, RL, is increased. Diode, D 1,
in Figure 3.5, acting as an unidirectional current element, prevents waveform C
from occurring. Inductor current is unable to reverse its direction of flow during
switch off-time. Further decrease in load current beyond the limit set by R,, causes
inductor current to remain at zero. By defining R,,om as
Ro, = 2Lf 8 = -2L (3.29)T
K can be described in terms of RL to obtain:
h=2L - Rnm (3.30)
RLT RL
Now, another criterion for determining the boundary separating two conduction
modes of operation can be established using
R = Rert (3.31)
to produce
RL > Rcrit [Discontinuous conduction mod(] (3.32)
and
RL < Rcra [Continuous conduction modf]. (3.33)
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Figure 3.9: Determination of Conduction Mode Boundary Analyzing A
vs. A,.it(D) [After Ref. 16, 19]
The preceding two equations can be best expressed as being
the dual relationships to Equations 3.26 and 3.27 respectively. By replacing A in
Equation 3.30 with KAij from Equation 3.21 and solving for ?. an expression for
R-crit can be found for the open loop consideration as being:
R~i. nn)= R o ( 3.3-1)R.T(D.Ro. -1 - D
Similarly, an equation for Ris in the closed loop condition can be developed using
Equations 3.28 and 3.30 to yield
R , (M . R no, ) (3 .3 -5)
1 - .11
Table 3.1 and Figure 3.12 are included to summarize the condi-
tions and vividly illustrate how the parameters load of resistance. RL. inductance.
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Figure 3.10: DC Voltage Gain Characteristic for the Buck DC-DC Power
Converter [After Ref. 16]
Buck dc-dc converter. A qualitative increase in load resistance RL. and for a de-
crease of L., f, and/or D will cause a switch-mode converter to transition into its
discontinuous conduction mode of operation.
2. Resonant Converters
Resonant converters have been used in a wide variety of applications
requiring high power density. The development of this circuit has evolved due to
the inability of the square-wave converter to handle switching losses. The resonant






Figure 3.11: Inductor Current Conduction Mode Boundary Relationship
as a Function of Load Resistance [After Ref. 14]
TABLE 3.1: Boundary Conditions Between Two Conduction Modes
CONTINUJOUS CONDUCTION MOEDISCON TINUOUS
R < Ri r-, > R,,it
* > Kicrt K <-L KA < Kera
D 2 > 1-D D 2 <I- D
lf= DM D+D 2
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Figure 3.12: Parameters Affecting the Boundary Conditions of the Buck
DC-DC Power Converter: a) Resistance, b) Inductance, c) Switching
frequency, d) Duty Cycle [After Ref. 141
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9 Higher efficiency due to reduced switching losses,
* Smaller weight and volume in magnetic elements, filter components, and heat
sink,
* Reduced EMI from zero current switching, and
e Increased reliability from reduced switching stresses.
The resonant technique processes power in a sinusoidal fashion. Resonant
converters use L-C tank circuits, which can be repetitively excited by a power source
through the gating of semiconductor switches. Energy is exchanged back and forth
with a time constant that is a function of the L-C product. This action is attained
at times of zero current by opening and closing switching elements in series with the
resonant current. Turn-off under zero-current conditions reduces switching stresses
and switching losses. [Ref. 9:pp. 4-6, Ref. 2 0:p. 365, Ref. 21:p. 221]
The two most popular resonant converters in use today are the Series
Resonant Converter (SRC) and the Parallel Resonant Converter (PRC). shown in
Figure 3.13 [Ref. 22:p. 545, Ref. 23 :p. 232]. A PRC obtains its power by tapping
the tank's capacitor, while a SRC must tap its inductor current to acquire energy.
[Ref. 12:p. 222]
Figure 3.14 shows a simple resonant converter using switches to produce
a square-wave voltage across a series LRC network. The current that flows is ap-
proximately sinusoidal and in phase with the square-wave voltage at resonance. As
the frequency at which the circuit operates is moved further away from the point
of resonance, the tank impedance rises, reducing load current and power. Excessive
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deviation from resonance produces a phase difference between load current, IL, and
square-wave voltage, Vsw. [Ref. 5:p. 367]
Resonant technology, although frequently used in high power SCR motor
drives and uninterrupted power supplies, has not gained wide acceptance in low
voltage dc-dc converter applications. Due to circuit complexity and phase differences
occurring in resonant converters under certain conditions, quasi-resonant converters
have become the popular alternative. They too share the main advantage of resonant
converters, that is, the semiconductor switch can be naturally commutated using
sinusoidal current waveforms produced by an L-C tank circuit. [Ref. 5:pp. 366-377.
Ref. 21:p. 7, Ref. ll:p. 377]
3. Quasi-Resonant Buck DC-DC Converter
a. Circuit Element Topology
Figure 3.15 illustrates a quasi-resonant Buck dc-dc converter in its
half-wave mode configuration. This type of circuit represents a whole new genera-
tion of converters. The quasi-resonant converter is a descendant of both the P\VM
converter and resonant converter. Consequently. this new converter topology ben-
efits from having a resonant tank circuit that produces a pseudo-sinusoidal current
or voltage waveform in the resonant switch and a continuous resonant inductor cur-
rent or resonant capacitor voltage waveform that is not broken up by intermittent
operation of the transistor power switch. [Ref. 21:pp. 7-8]
Like a true series resonant converter, a quasi-resonant converter is
preferred to PW. regulation in applications concerning high power and high switch-
ing frequencies. Use of either a zero-current switching or zero-voltage switching
technique permits operation primarily at a higher switching frequency while reduc-
ing switching loss, lowering device stress, and cutting size of reactive energy-storage
elements [Rlef. 25:p. 4723. This important discovery comes at a time when use of
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(b)
Figure 3.13: (a) Full Bridge Series Resonant Converter, (b) Half Bridge
Parallel Resonant Converter [From Ref. 22, 231
4.3






Figure 3.14: a) A Voltage Source, Series Resonant Converter, b) Switch
Waveforms Showing Zero Current Transitions [From Ref. 5]
new power MOSFETs at switching speeds of tens of megahertz (MHz) is imminent.
However, capacitive turn-on loss has restricted operation of this type of converter
to a switching frequjency of 1-2 MHz; conduction loss is generally greater since the
sinusoidal current gives rise to increased rms current [Ref. ll:p. 377, Ref. 2 .5:p. 55].
A quasi-resonant converter is formed by inserting a resonant switch
into the proper location of a conventional PXVNM controlled Buck dc-dc converter. A
resonant switch is comprised of the following components: a resonant inductor. Lr.
a resonant capacitor, C0 , and a semiconductor switching device [Ref. 2 1:p. 27S. Ref.
24:p. 472, Ref. 26:p. 107, Ref. 2 7 :p. 395]. As viewed in Figure 3.16. the resonant
inductance, L,, is always placed in series with the switch to moderate the change
in current with respect to time, and a resonant capacitor is added as an additional
energy storage and transfer element [Ref, 21:pp. 11-12, Ref. 24:p. 472].
The series resonant, L-type, switch topology is employed in Figure
3.15. It is used when current-waveform shaping is desired. Note, also. the placement
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of resonant capacitor, Cr; it is connected in parallel to the series combination of the
switch and resonant inductance, L,. The L-C tank circuit is necessary to cause
current resonance in the circuit as energy is periodically interchanged between the
resonant inductor and capacitor. This is done to ensure that die transistor can be
naturally commutated on and off at zero-current, instead of being forced off by an
applied gate signal. [Ref. 2 1:p. 12, Ref. 28:p. 381-382]
Positioning of diode D2 (in Figure 3.15) is important when deter-
mining actual flow of switch current and switch mode type of operation. As shown,
diode D2 will only allow the switch current to resonate in its positive half cycle and
operate in a half-wave mode. However, a full-wave configuration is easily obtained
by placing diode D2 anti-parallel to the switching device, giving the switch current
a bidirectional flow. Figure 3.16 illustrates the resonant switch characteristics of
both half-wave and full-wave configurations for each L and Al type of switch. [Ref.
ll:p. 378, Ref. 2 1:p. 12, Ref. 26:p. 107]
Application of the resonant switch is not limited to just the Buck
converter, but has found use in all variations of the basic Boost. Buck-Boost. Cuk.
and their derivatives as well. Figure 3.17 gives a graphical comparison of these
quasi-resonant topologies vs. their standard PWM converter counterparts. [Ref.
21:p. 2 3 , Ref. 24:p. 476]
b. Circuit Analysis of the Quasi-Resonant Buck DC-DC Con-
verter
In order to develop useful expressi3ns for voltage arid current rela-
tionships which accurately describe the behavior of the ZCS. quasi-resonant dc-dc
converter, the following assumptions are essential:
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Figure 3.15: Quasi-Resonant Buck DC-DC Converter
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Figure 3.17: Zero-Current Switched Quasi-resonant, Converters: a) Buck,
b) Boost, c) Buck-Boost, d) CUK [After Ref. 21, 24]
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" All semiconductor devices used are ideal, implying zero saturation voltage from
negligible on resistance, zero leakage current in the off-state because of infinite
off resistance, zero switching loss due to zero current rise and fall times, and
zero capacitance.
" Switch diode, D 2, and free wheeling diode, D3, are ideal.
" All reactive elements are lossless, linear, passive, and time invariant in behavior
without any parasitic elements.
* L0 is chosen to be much larger than L, to ensure Lo-C resonates at a frequency
greater than L7 - C, [Ref. 2 9 :p. 345].
" The output filter. L0 - C, and load resistance, RL, are modeled as a con-
stant current sink given that inductance and capacitance of the filter are large
enough to produce a constant current and voltage output. [Ref. ll:p. 380,
Ref. 21:p. 15, Ref. 26:p. 344, Ref. 30:p. 2871
(1) Mode I: Resonant-Freewheeling State
A ZCS, quasi-resonant Buck dc-dc converter having two pri-
mary switches, su" and D3 , can be characterized by its four distinct modes of op-
eration as shown in Figure 3.18. The analysis begins prior to time t = 0 with the
switch, sw, being open and the capacitor voltage, Vc,, set at zero volts. Current
provided by current. sink, IL, flows through forward-biased diode, D 3. in a closed
loop fashion during this first mode.
(2) Mode II: Inductor-Charging State
At time I = 0, the switch is closed and Mode II begins. Current
flow through forward-biased half-wave diode, D 2, charges inductor. L,. at a rate of




* V = input voltage, and
e IL,. = resonant inductor current.
Current generated by the inductor is not allowed to charge the resonant capacitor,
as a result of changing the bias on diode D2, until the instantaneous resonant induc-
tor current, IL,(t), exceeds the output current, IL. The voltage Vc, thus remains
clamped at zero volts until time, T1 , as pictured in Figure 3.19. The duration of
Mode II is, from Equation 3.36
T10 = L L, (:3.37)
(3) Mode III: Resonant-Charging State
Mode III marks the beginning of the resonant charging state in
the quasi-resonant converter as diode D 3 is commutated off. During this interval
[T1, T3], the current waveforms of the resonant capacitor and the resonant inductor
are quasi-sinus-,ds. The period of time to resonantly charge the resonant capacitor
voltage, Vc,, from 0 to 2V with a current of
IC,(t) = IL,(t) - IL (3.38)
requires
T21 = 7r -LC, (3.39)
which is equal to one-half of the resonant circuit period.
Both the resonant inductor, L,, and the resonant capacitor.
C,, are constrained in size by the relationship governing resonant frequency. This
condition expressed as a function of L, and C, is defined as:
1f1 2rV (3.40)
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In a current-mode resonant switch, the periodic interchange of
energy between resonant components L, and C,, takes place mainly during switch
on-time. Resonant inductor current is dependent upon the energy shared between
the resonant elements L, and C,. Therefore, peak current passing through a power
semiconductor device used in a ZCS, quasi-resonant converter is always greater
than its corresponding PWM converter counter-part [Ref. 21:p. 66, Ref. 28:p. 384].
Resonant inductor current, IL,, reaches its maximum value,
IL .. = V (3.41)
at time T + At, when capacitor resonant voltage, VC,, equals input voltage, 1'.
Equations describing the behavior of current flowing through
inductor, IL,, and voltage present in resonant capacitor, Vc,, are found by applying
Kirchoff's Laws. First, the voltage drop across inductor, L7, from T1 to T3 is
V - VC,(t) = L, ( - ) . (3.42)
dt
The current through the capacitor, C,, which is proportional to the instantaneous
time rate of change of voltage, can be determined using Equation 3.38 and rewritten
as
IL, (t) -IL = C, \dt ](3.43)
Realizing that I = -- Equation 3.42 can be written in operator form asdt
(D2 + C Q = L-
where
* D = 1. and
dt
e Q = instantaneous charge present in the resonant capacitor.
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Equation 3.44 is solved as a second-order linear differential equation in terms of Q.
Knowing that Vc,(O) = 0, the result,
VC(t) = = - coswt) (3.45)
is obtained for the voltage present in the resonant capacitor from T, to T3. This
then allows an expression for the current through the resonant inductor, IL,, to be
formed as a function of its alternating current (ac) and dc components. This is
accomplished by replacing Vc, in Equation 3.43 with Equation 3.45 and solving to
yield
IL,(t)= L r(Vsin wt) + IL (3.46)
Close examination of this current waveform in Figure 3.19 re-
quires that the ac component of resonant inductor current always be greater than
its corresponding dc component. If, for a given input voltage., V, the load current.
IL. is ever greater than the magnitude of its corresponding ac component of reso-
nant inductor current, then the zero-current property will be forfeited. The current.
hLr(t). because of its size, will be unable to decrease to zero due to the proportion
of IL. [Ref. 11:p. 383]
During this third mode of operation, a second point in time
exists when lc,(t) in Equation 3.38 once again equals zero. This occurs at time T2
in Figure 3.19 when 17c,. is equivalent to 21'. The time for the resonant current to
completely ring down from IL(T2) to zero at switch turn-off IL(T3) is directly related
to
IL = IL, sin 2.T3 = IL, sin [T 3  . (3.47)
The duration of this particular segment lasts approximately
T =( [,;in-' ([sin-' ( IL32 (.3 4S0
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where
Sw = I and
A Z = F (Resonant characteristic impedance).
(4) Mode IV Resonant Capacitor-Discharge State
Time 73 is used to mark the beginning of Mode IV as indicated
in Figure 3.18(e) and 3.19. Switch sw is naturally commutated off as instantaneous
resonant inductor current, IL(t), falls to zero. Prompted by a reverse voltage of
VCr - V, diode D2 is used to prevent any reverse current flow through the resonant
switch.
During time interval T43 , the resonant capacitor's voltage dis-
charge to the load is linear as voltage Vc, drops. The rate at which this energy
exchange takes place is proportional to the load current, i.e.,
V3 - - (3 .49 )
T43  C,
where V3 is the voltage at time T3.
To determine the time it takes the circuit to complete this ac-
tion requires an expression for V3 . Knowing that the voltage is in a state of decay
dictates use of a negative cosine function to properly describe its waveform. There-
fore,
V= V + V cos [wT 32] (3.50)
or after further computation V"3 expressed in terms of V, IL, and Z becomes:
V3 = V+ 1V/2 - (ILZ)2  (3.51)
Finding the time interval over which this process quickly occurs
now becomes a simple matter of substituting Equation 3.51 for V3 of Equation 3.49.
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Thus,
Equation 3.52 describes the ability of the resonant capacitor,
C,, to discharge energy in a given period of time. In a ZCS, quasi-resonant converter,
resonant cycles of fixed on-time, To to T3, or T30, are separated by non-resonant
stages of variable off-time, T3 to T5, or T5 3. Control of the circuit's resonant ca-
pacitor, Cr, as shown in Figure 3.19, is very important in regulation of switching
frequency and transfer of power.
(5) Mode I - Revisited
The next mode is a repetition of the first. From time T4 to Ts,
or T54, current originating from the current sink, IL, flows through the freewheeling
diode, D3 . As pictured in Figure 3.19, until the next voltage (Vs) is applied and
inductor charging begins, inductor current will remain at zero.
The total period of the quasi-resonant Buck dc-dc converter
switching cycle is denoted by T, and is defined as the sum of all combined time
intervals, or
T = TI0 + T21 + T32 + T43 + T5 4 • (3.53)
Overall, Equations 3.45 and 3.46 determine the maximum cur-
rent and voltage ratings required from a zero-current quasi-resonant Buck switching
element. Maximum permissible peak resonant current through the switch is
I,,,, = + IL (3.54)
The maximum forward voltage possible that can be delivered to the switch is V. The
above mentioned fixed resonant parameters C, and L, are again important. since











Figure 3.19: Half-wave Mode Waveforms of a ZCS, Quasi-Resonant Buck
DC-DC Converter (After Ref. 21]
c. DC Voltage Conversion Ratio
Once again, Al, a dimensionless parameter, is used to describe the
dc conversion ratio or dc gain of the quasi-resonant dc-dc converter as being:
M =L (3.55)
V
The input energy stored in resonant inductor, L,, during the switch
turn on time, T30 = T3- TI, must equal the energy released per cycle to the load.
Therefore, equating the input energy, Ej, to the output energy, E.. produces
vJ ILr(t)dt + VJ IL,(t)dt + 1J IL,(t)dt = ILVLT (3.56)
Energy stored [volt - sec] = Energy released [volt - sec].
To greatly simplify matters, manipulation of Equation 3.56 can be
made less strenuous if the quasi-resonant current waveform is considered to be a
near perfect sinusoid. Equation 4.19 then can be written as
V Ino,., = VLIL (3.57)
where Ia,, is the average resonant input current viewed by the switch.
This now permits use of the approximation described in Equation A-1.2 to determine
the average resonant input current as seen by the switch. Thus., the dc conversion
ratio expressed as a function of average input and output current becomes
Al = = r2[TOlsro,'L,] (3.5S)
It can also be shown, after several calculations, that the output
voltage in Equation 3.56 is equal to
= [ 13] (3.59)
[Ref. 29:p.3 48]
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Research by several authors has exposed the sensitivity of the dc
voltage conversion ratio for the quasi-resonant Buck converter to load variation. As
shown in Figure 3.20, the voltage conversion ratio for the half-wave mode is very
sensitive to different loading conditions in comparison to the full-wave mode. Under
a heavy current loading condition, the majority of the energy generated by the
resonant L-C rank circuit is delivered and consumed by the load. However, under
a light load condition, when RL is large, resonant inductor current-, IL,(t), becomes
less. This fact is understandable, since VL = ILRL and time interval AT10 must
decrease for a constant output voltage. Consequently, IL,(t) in Equation 3.46 will
have a smaller constant dc value, IL, and, in comparison to a heavy load condition,
will oscillate less in the first half of the resonant cycle and have a lower overall
negative value in its second half cycle. Hence, a quasi-resonant switch in the quasi-
resonant Buck converter, operating in a full-wave condition, can compensate for a
varying load by passing more or less reverse current through the anti-parallel diode.
But a Buck resonant converter built to function in the half-wave mode must resort
to a frequency alteration to regulate its output voltage. Therefore, under very heavy
load conditions, dc voltage gain for a quasi-resonant Buck converter operating in
either mode, can be shown to equal,
Il - _ (3.60)
where is the circuit resonant frequency.
If duty cycle. (f). is substituted for frequency, this result is identical
to that of a PWM Buck converter. Notice, also, that the dc voltage conversion ratio.
as defined by Equation 3.60. is completely independent of load resistance. [Ref.
ll:pp. 383-383, Ref. 2 1:pp. 26-27. Ref. 2 6 :pp. 110-111, Ref. 29:pp. 348-349]
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Figure 3.20: DC Voltage Conversion Ratio for the ZCS, Quasi-Resonant
Buck Converter [After Ref. 26]
IV. SWITCHING ELEMENT SELECTION
The arrival of fast power switching solid state devices of the bipolar, MOS-
FET, and thyristor variety has brought about a revelation of change in the tech-
niques used in development of new smaller dc-dc power converters. Each type of
semiconductor device has its own individual strengths and weaknesses. The research
in this thesis supports the use of a power MOSFET over a minority carrier device,
due to its superior performance. This section is used to identify and discuss key
power MOSFET electrical characteristics highlighted in Table 4.1. A comparison
is made between a BJT and the enhancement mode (N-channel) power MOSFET.
Subsequent paragraphs are used to discuss certain device power losses and salient
operating characteristics which factor into current waveform waveshaping.
A. MOSFETS MATURE
The transistor, when used as a switch and forced to operate under harsh con-
ditions, is probably the most highly stressed component in a dc-dc power converter
circuit. A poor switch design will place severe limitations on system efficiency and
reliability. Hence, higher frequencies have mandated the use of transistors as switch-
ing elements in converter designs today.
In the beginning. BJTs were preferred over MOSFETs as switching elements.
MOSFETs found no application in the switch-mode power converter industry due
to rating limitations and relatively high conduction losses. As shown in Figure 4.1,
development of power MOSFET technology started to increase dramatically in the
latter part of the 1970's when the fabrication process used in their manufacture was
modified. Improvements in device on-resistance per unit area. particularly in the
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TABLE 4.1: Power MOSFET Electrical Characteristics
DEVICE
BJT [NPN] PARAMETER MOSFET [N CHANNEL]
A Middle (20 - 80 kHz) Switching Frequency Very High (100 kHz - 2 MHz)
P Middle Cost High
P Middle (500 V) Voltage High (1200 V)
R Middle (101 - 102) Current Gain High (105  10-l)
A Middle (150 *C) Maximum Operating Temp High (200 *C)
I Low (103 _ 10O5l) Input Impedance Very High (109 - 10110)
S Low On Resistance High (60 - 250 milli 0 for 100 V)
A High Off Resistance High (10"Q)
L Good Ruggedness Excellent
R Limited at Higher Frequencies SAO Exceptionally Stable
A Minority Semi-conductor type Majority
T Current Device Control Type Voltage
I Elaborate Control Circuitry Simple
N Yes Second Breakdown No
G Negative Temperature Coefficient Positive
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Figure 4.1: Milestones in the Growth of Power MOS Technology [From
Ref. 31]
low voltage region coupled with their high breakdown voltage, low current leakage,
ruggedness, and ease of use have made MOSFETs an attractive alternative in the
power electronics industry. [Ref. 31:p. 448, Ref. 3 2 :pp. 311, 418]
Double-diffused or DNIOS technology, as shown in Figure 4.2, has replaced con-
ventional surface-groove technology, called VMOS. This MOS structure eliminates
many of the voltage and on-resistance limitations of conventional MOS transistors
by maintaining a tight tolerance over channel-length reproducibility to within 1 to 2
mm and by heavily doping the body region (p-doped area) in comparison to the N
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Figure 4.2: The Structure and Dopant Profile of a Lateral DMOS Field
Effect Transistor [From Ref. 33]
The development of the power MOSFET has evolved due to the need of a
switching device that can operate well above the 20 kHz frequency plane [Ref. 35.
p. 90]. The appeal of the MOSFET comes mainly from its switching behavior. Un-
like a BJT, a MOSFET is a majority-carrier device capable of ultra high switching
speeds, as indicated in Figure 4.3. The speed at which either device switches is
proportional to time delays within its structure and the presence of different capac-
itances which must be alternately charged and discharged. The MOSFET's high
operating frequency allows for unexpected power density, and reduced output noise
and ripple. [Ref. 33:p. 217, Ref. 37:p. 13, Ref. 3S:p. 16, Ref. 3 9 :p. 91]
B. DEVICE TURN-ON CHARACTERISTICS
In a BJT, movement of carriers is from the emitter to collector region through
the base. Electrons which are injected from the emitter to the base are labelled
minority carriers. For a BJT, turn-on requires only that the capacitances associated
with the junction be charged. However, when switched off, poor turn-off behavior
62
- .ol T I - k M wDd
10.
0A
100 M0 vo 000
- &-I V.A.".
Figure 4.3: Turn-off Time as a Function of Rated Blocking Voltage for
MOSFETs, Bipolar Power Transistors and Fast Switching SCRs [From
Ref. 36]
is observed for this minority carrier device. Upon application of reverse base drive
current, the stored charge in the semiconductor material required to sustain current
flow results in a storage time that reduces its turn-off speed. [Ref. 33:p. 217
The MOSFET, on the other hand. is a voltage-controlled device. A MOSFET
is turned on by applying a voltage within specified limits between the gate and
source to produce a current flow in the drain. Current flow from source to drain is
supported by majority carriers.
C. EFFECT OF INTERNAL CAPACITANCES
A MOSFET is capacitive in nature. Figure 4.4 provides a cross-sectional view
of a power MOSFET and its associated capacitances. During each switching cycle
when the MOSFET is turned on, the MOSFETs parasitic input capacitance. CIA,,
must be charged and then discharged to make the channe' conductive. This tiny
input capacitance used to model the metal-oxide gate structure itself is formed as
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Figure 4.4: Cross Sectional View of a VDMOS Power FET Showing the
Origin of the Interelectrode Capacitances (From Ref. 9]
a result of several manufacturing limitations and design trade-offs. It is defined as
being
i CGs + CaD (4.1)
where
* OGcS = Gate-to-source capacitance, and
* CGD = Gate-to-drain capacitance. [Ref. .3l:p. 92. Ref. 32 :p. 312. Ref. 3-h:p.
24. Ref. REN91]
A NIOSFET reacts as a resistive device and dissipates additional energy as the
gate drive is used to charge C,, past a threshold voltage. To attain higher switching
speeds, the source impedance of the driving voltage source is kept low. Ultimately.
the speed at which this device switches is dependent upon the ability of the gate
driving source to supply and remove gate charge. Therefore, the total average 'ate
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drive dissipation, PG, within a power MOSFET is equal to,
Pc = CR88V'sf8 [ ( GRR)] (4.2)
or
PG QGVGSf- [RG +RDR)] (4.3)
where
" Ci*, = MOSFET input capacitance,
* VGS = Peak gate-to-source input voltage equal to (V + 2
* f- Switching frequency,
* QG = Peak gate charge,
* RG = Internal gate resistance,
e RDR = External drive resistance. [Ref. 9:p. 4-6., Ref. 38:p. 17, Ref. 39:1). 96.
Ref. 4 0:p. 407]
Although, input capacitance in reality is non-linear in nature; for simplicity, it is
approximated as a constant value. [Ref. 33:p. 217, Ref. 3 5:p. 91. Ref. 37:p. 13.
Ref. 41:p. 151]
In today's MOSFETs, the above loss becomes significant only at very high
switching frequencies in the megahertz range. Not, only does this capacitance in-
crease switching time, but, its energy is lost twice each cycle. Power dissipated in
the gate drive circuit can be diminished by use of a resonant technique to charge
Ciss. If the differential voltage (Va,, - Voqf) is used to increase switching speed, it
is accomplished at the expense of a substantial power loss. [Ref. 5:p. 365-366, Ref.
ll:pp. 386-387, Ref. 40:p. 408]
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Another loss that must be considered is the power loss related to the MOS-
FET's output capacitance, Co,,. This parameter, which is defined as
COss = CDS + CDG , (4.4)
where
" CDS = Drain-to-source capacitance, and
* CDG = Drain-to-gate capacitance,
contributes greatly to switch loss in a Buck square-wave dc-dc converter, especially
when VDS is greater than 100 volts [Ref. 4:p. 62, Ref. 9:p. 3-6]. This loss,
P.w-on = I f aCoss VDs (4.5)
where VDS is the drain-to-source voltage prior to turn-on is not affected by how fast
the channel can turn on. This is because, at device turn-off, the MOSFET channel
becomes very high in impedance, forcing the commutating load current to charge
the output capacitance. Energy entering into the MOSFET during this time interval
is stored within C.. until its voltage, VDs, equals the voltage in 1'. There is no
energy dissipation until the MOSFET is turned on again to complete the switching
transition. At this point, energy is lost as load current commutates to the free
wheeling diode, causing C8 to discharge through the drain. [Ref. 4:pp. 62-63, Ref.
40:p. 40-1]
At switching frequencies above 1 MNtz range. the energy contained within C,,,
must be conserved to preserve efficiency [Ref. 6:p. 58., Ref. ll:p. 37S]. Two options
exist. First, a MOSFET can be constructed with a lower value of C,,. But. usually
with this kind of change comes an increase in on-resistance, RDS(,0 ,, and conduction
loss. A more favorable result is obtainable if a zero-voltage switching technique is
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used to shape transistor voltage and achieve zero-voltage at turn-on. [Ref. 4:pp.
62-63, Ref. 21:pp. 3-4, Ref. 4 0:p. 404]
D. DEVICE TURN-OFF AND OFF-RESISTANCE
Turn-off circuitry for a power MOSFET conversely is very simple in comparison
to that of a BJT. Removal of the gate-to-source voltage instantly causes the channel
between source and drain to become high in impedance (10' ohms) [Ref. 34 :p. 23].
Having a layer of SiO 2 between the gate and body electrically isolates all current
flow from the applied voltage source into the gate, except for minor leakage currents
(IDss - microamperes). This characteristic allows power MOSFETs to be driven
directly by CMOS or TTL circuitry. On account of this, power loss, PL, due to
drain-to-source leakage,
PL = IDssVDs(l - D) (4.6)
is usually disregarded unless Tj (junction temperature) is high or V'Gs is not signifi-
cantly less than the threshold voltage of the device during switch off-time [Ref. 9:1).
4.7]. [Ref. 35:pp. 91-92, Ref. 3 7 :p. 13]
A power MOSFET, because it is not limited by minority charge storage effects,
has a very short turn-off time as previously demonstrated in Figure 4.3. Switching
time is a direct function of gate capacitance and available drive current. Turn-off
capability of a minority carrier device, e.g., a BJT, can be improved by using added
external circuitry, but its performance is degraded by one or more of the following
inadequacies:
" Greater circuit complexity,
* More frequent voltage and current spikes,
" Increased switching loss, and/or
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* Greater limitations on circuit switching frequency and/or load range. [Ref.
21:pp. 2-3]
Hence, power MOSFETs are better suited devices for use in low power, high fre-
quency applications. [Ref. 9:p. 4.7, Ref. 33:p. 217, Ref. 39:p. 91]
E. STATIC OPERATING CHARACTERISTICS
A MOSFET, when utilized as a switch, cycles from time to time from its sat-
uration region to its cutoff region and vice versa. Comparison of typical output
characteristic curves for both the MOSFET and BJT devices shows the MOSFET
in Figure 4.5 having a constant resistance (ohmic region) and constant current (sat-
uration) region. When turned on and VDS is small, he MOSFET wiil operate in the
linear region of the curve where drain current, ID, is proportional to drain-to-source
voltage, Vvs. Application of additional drain-to-source voltage causes the device to
move past pinch-off into a region of constant drain current. It is the actual increase
in drain current which compels carriers to move through the channel area. causing
a transverse voltage drop to occur. This in turn creates an increase in on-resistance
as the channel shortens. For values of VDs greater than ten volts, the MOSFET
behaves as a current source if V s is held constant. Transition from one state to an-
other is strictly gate-to-source voltage dependent. The relationship of on-resistance
as a function of gate voltage and channel current is illustrated in Figure 4.6, [Ref.
9 :p. 5.72]. [Ref. 9: pp. 2.2, 5.71, Ref. 34:p. 24, Ref. 38:p. 93-9.4]
F. ON-RESISTANCE
A MOSFET, as previously stated, when in its constant resistance region, func-
tions as a resistor. Figure 4.7 reveals each of the internal parasitic resistances found
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Figure 4.5: Comparison of Idealized Output Characteristics of a) Power










0 2 4 6 8 10 12
Vas - Vcisoh)GATE ENHANCEMENT VOLTAGE (VOLTS)
The Device Resistance as a Function 'It VGS and 'SO
for the IRF 730
Figure 6
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Figure 4.7: MOSFET Internal Parasitic Resistances [From Ref. 9]
RDSo., through which all drain-to-source current, ID, must flow. The on-resistance
of a power MOSFET is very important because it determines conduction voltage
drop, power handling capacity, and an efficiency of a device [Ref. 4 2 :p. 212].
Conduction loss, as previously defined in Equation 2.3, is once again stated as
P,,,d = f,rJ(rrns)RDS(,, (4.7)
Conduction losses are not a function of RDSo, and ID alone, but are dependent upon
junction temperature, Tj, gate-to-source voltage and manufacturing variations [Ref.
9:p. 471.
Characteristic of all MOSFETs. each has a positive temperature coefficient as
shown by the BUZ-60 s,,ecification sheet located in Appendix C. As a rule. RDS(o,,
will double approximately for every 110'C rise in junction temperature. Power
dissipation will increase as well, but switch time will remain a constant. A B.JT.
on the other hand, is less stable thermally. Its switching loss is increased with
temperature, usually doubling every 100°C. (Ref. 4 1:p. 152]
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In general, for the same die size and junction temperature, on-resistance will
grow for a given voltage rating, due to the device's internal resistance distribution
[Ref. 9:p. 4.8]. For example, a BUZ 347 rated at 50 V possesses a value of 0.03
Q? in comparison to a BUZ 311 rated at 1000 V, which typically has a value of
approximately 6 Q1. Also, channel resistance, Rchannel, which is determined by the
channel length, gate oxide thickness, carrier mobility, threshold voltage, and ac-
tual gate voltage applied to the device is more dominating in low voltage devices.
Epitaxial layer thickness and resistivity, Repi, are more important in high voltage
applications in conjunction with higher drain-to-source voltage rating requirements,
as illustrated in Figure 4.8. Epitaxial layer thickness selection is crucial in minimiz-
ing device on-resistance for a given breakdown specification and die size [Ref. 9:p.
2.51].
Conduction losses for a BJT, as defined by,
0 TPcond '= -(icl ;r + 'be/ ) (4.8)
where
* r = Switching element on-time,
* T = Switching period,
e ' = On-state collector current,
* C, On-state collector-to-emitter voltage,
• ii,r = Base-to-emitter currenl, and
* = Base-to-eriitter voltage.
are usually considered minimal in a switch-mode power converter. The design ell-
gineer has the option of selecting an optimum base current, i',, that will force the
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transistor into saturation, lessen power dissipation as a result of V, and prevent
losses due to high current in the drive circuitry. The ability to bias a BJT and limit
conduction loss results in a significant advantage in voltage drop for a given current
over a power MOSFET. However, a trade-off exists since switching performance is
degraded for each increase in base current, ib, due to a growth in storage time. This
handicap retards device efficiency in regard to switching frequency. [Ref. 33:p. 217,
Ref. 43:pp. 396-397, Ref. 44:p. 200]
At switching frequencies below 1 MHz, on-state conduction loss is much more
severe in a MOSFET than a BJT [Ref. 39:p. 921. This truth is centered around
the fact that conduction voltage of a MOSFET is higher and increases with voltage
rating. It generally implies that a BJT is a more efficient device at low frequency in
low voltage applications. Switching losses impair MOSFET operation only at fre-
quencies above several hundred kHz. Switching losses in a BJT become more preva-
lent and surpass MOSFET conduction loss only at progressively higher frequencies.
When comparing total power loss per unit area or maximum current density in each
device as a function of frequency by adding switching losses to conduction losses,
the crossover point, as illustrated in Figure 4.9 occurs at approximately 10-60 kHz,
depending upon given conditions [Ref. 3 3:p. 217, Ref. 36:p. 1, Ref. 37:p. 14].
G. SAFE OPERATING AREA AND DRAIN-TO-SOURCE BREAK-
DOWN VOLTAGE
Another item worth noting in Table 4.1 is the SOA (Safe Operating Area) of
a BJT in comparison to a power MOSFET. An SOA graph is shown in Figure 4.10
defining the maximum values of current and vo!' age for each device at a given con-
tinuous rating. A power MOSFET will undergo avalanche breakdown if its applied




Figure 4.8: Power MOSFET Components of RDSO, [From Ref. 38]
f_________________ IQ V HIt
Figure 4.9: Maximum Current Density as a Function of Switching Fre-
quency for MOSFETs and Bipolar T1ransistors Rated at 400 V (From Ref.
36]
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Figure 4.10: The Safe Operating Area of Assembled Power MOS and
Bipolar Transistors [From Ref. 33]
secondary breakdown is small and incommensurable to that of a BJT. SOA's of a
MOSFET are energy dependent and determined by thermal considerations only. A
MOSFET, being a majority carrier device, has a positive temperature coefficient of
forward resistance, which prevents localized hot-spots by forcing a uniform current
distribution to occur across the total area of the device. It is a mechanism which
inhibits thermal runaway. Virtual absence of secondary breakdown during forward
or reverse bias makes the MOSFET a much more rugged device, giving it a much
higher peak current carrying capability [Ref. 9:p. 2.44, Ref. 35:p. 95]. [Ref. 4 3 :p.
125]
Second breakdown in a BJT refers to the fact that collector voltage is swiftly
collapsing at the onset of failure [Ref. 46 :p. 4303. It is characterized by the voltage
dropping hundreds of volts in a few nanoseconds, accompanied by an increase in
collector current. BJTs are prone to thermal runaway. Once started. this process
becomes regenerative, higher current leads to higher temperatures, which in turn
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causes higher current, etc. High peak currents are self destructive. They will pull
a BJT out of saturation and cause it to overheat. A BJT undergoing secondary
breakdown will not operate at full current and voltage, regardless of the power
handling capability of its package. To avoid this condition, its possible SOA of
voltage and current combinations are limited, especially at higher frequencies. The
SOA of a BJT is therefore very much inferior to that of a MOSFET. [Ref. 9:p. 5.83,
Ref. 12:pp. 15, 17, Ref. 33:p. 14, Ref. 45:pp. 131-132]
To make the sustaining voltage of a BJT equal to the breakdown voltage of
a power MOSFET, BJT collector region thickness and resistance can be increased.
But, this change in the device will cause the amount of voltage drop in the on-state
to increase and degrade its performance. [Ref. 33:p. 218]
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V. SYNTHESIS OF AN OPTIMUM
SWITCH-MODE REGULATOR
A. CURRENT WAVEFORM DESIGN
Use of this theory, as discussed thus far, would be considered practical if, when
given a set of simple design specifications, one could quickly describe the resulting
circuit configuration and current waveform. After completing a few standard calcu-
lations, a judgement could then be made on the trade-offs a particular design would
offer over another, in an attempt to minimize conduction loss.
As an example, the process is outlined for the development of the ramp-sine
current waveform. The basic requirements and restrictions delineated in Table 5.1
are used to illustrate the characteristics of an input bus to which a dc-dc converter
could be attached in a satellite.
Twenty-eight volts is a typical input voltage common to most DoD-sponsored
unregulated-bus-voltage satellite power systems. A rated voltage of approximately
14 volts and 14 watts of power at the load output end is selected to emphasize the
importance of this approach under iow voltage and relatively high current conditions.
Efficiency is dependent upon output voltage. High efficiency is difficult to obtain
when either input or output voltages are low, comparable to switching element and
voltage drops. Higher output voltages (i.e., 28 volts vs. five volts) result in much
higher overall efficiencies. Electrical currents are not as large, conductor size and
weight decrease accordingly, and distribution losses decrease in proportion with set
power level and distance. In addition, semiconductor losses are proportionally less
and the resultant heat produced is less difficult to dissipate. [Ref. 47 :p. 1811
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To maintain design simplicity and easily view its switch-current waveform,
only one switching element is allowed. Paralleling semiconductor devices can pose
a dynamic current sharing problem, due to a mismatch in switching speeds [Ref.
21:p.63]. Typical state-of-the-art resonant-mode dc-dc converters in production to-
day, which quite commonly operate within the 100- 300 kHz region, utilize single
power MOSFETs. The value of 100 kHz is chosen as a maximum operating frequency
to prevent dominance from transient switching losses. A minimum switching fre-
quency of 20 kHz is established to prevent the switching element from functioning
in the range of human detectable audio tones.
Besides knowing the circuit input and output voltage and power requirement,
which establishes a majority of the buck operating characteristics, a switch on-
time for the device must be selected. The on-time, in proportion to the switch-
ing frequency, governs the peak current value for each section of the combination
Buck/ZCS, Quasi-Resonant Buck converter.
In a Quasi-Resonant dc-dc power converter, the on-time of the device is deter-
mined strictly by the natural frequency of the resonant tank. To achieve an optimum
efficiency, a constant on-time must be sustained. Proper voltage regulation is main-
tained by altering the duty cycle to vary the switching frequency.
A fixed amount of switch on-time is important from a standpoint that it sim-
plifies overall circuit design. Knowing this value, in fact, helps determine the amount
of energy that can be consistently stored within the resonant and buck inductors.
The design engineer is then better able to realize the size of each component he or
she must supply to accommodate the most extreme load and line conditions existing
over a wide range of switching frequencies.
To discover the maximum value attained by each of the individual ideal current
waveforms in this type of design, the following assumptions must first be made:
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TABLE 5.1: DC-DC Converter Baseline Requirements
OUTPUT SPECIFICATIONS
Output voltage 14 VDC
Output power 14 W
INPUT SPECIFICATIONS
Input voltage 28 V (unregulated)
Input voltage range 22 -30 V
GENERAL SPECIFICATIONS
Switching frequency 20-100 kHz
Single switching element MOSFET
Single output
Simple and minimal control circuitry
Frequency control of output voltage
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* All phases of the resonant current waveform are considered to be sinusoidal;
linear or quasi-sinusoidal periods of time T10 and T3 2 are ignored.
* The maximum peak buck current is one and one-half times greater than the
peak resonant current.
* The half period of the quasi-resonant current waveform is equivalent to roughly
52% of switch on-time (x = 0.52).
* Only the lossless case is considered; the conditions previously stated in Chapter
III, Section 3B, are upheld.
To calculate both the peak buck and peak resonant current values, an approx-
imation citing the average current contribution by each waveform is needed. The
average resonant input current, as viewed by the switch, is represented by
Isa,=g 2I,,= [ a (x) + .'B(Xa) i ] (5.1)
Solving this equation for a given average input current of P,/l1,. [amperes] over a
period of T [sec] requires a peak buck current of,
IBpeok = 1.388I.,, ) (5.2)
and a peak resonant current of,
I, pak = 0.9221 w." (T) (5.4)
- 0.922 (n)D (5.5)
The peak resonant current is a critical value which drives the selection of all
other resonant tank parameters. From Equations 3.38 and 3.48. an expression can
79
be formed for either reactive energy storage element in terms of input voltage, peak
resonant current, and half resonant period, that being
L, = V (0.5 2 T) (5.6)
T peak
and
C,= I 0 .52r) (5.7)
This, in turn, sets the resonant circuit characteristic frequency and determines the
average resonant current out, IL, as illustrated by Equations 3.40 and 3.57, re-
spectively. Time intervals T10 , T21, T32, T43, and T4, are then easily defined by
employing Equations 3.37, 3.39, 3.48, 3.52, and 3.53.
In trying to determine the correct inductor size value in the Buck circuit, a
quick decision can be made if Equation 3.13 is used. This relationship established
during the inductor charge interval is written as
LB = 00.720 (-)(V- V ' t) (5.8)
Similarly, the Buck circuit discharge interval, D 2T, using Equation 3.14 can be
expressed as
The remaining computations involving the discontinuous time interval and other
critical parameters, which are an important concern in boundary condition deter-
mination, are prosaic with knowledge of load condition and period, T.
The power contributed to the load by each section is driven by the apportion-
ment of input current after it passes through the power switching element. Roughly
speaking, a 2:1 ratio is observed with the Buck circuit supplying appfoximately 70W2
of the circuit's raw power. Current through each individual element is elevated in
inverse proportion to M.
so
B. CONVERTER ARCHITECTURE
As shown in Figure 5.1, a combination Buck/ZCS, Quasi-Resonant Buck dc-dc
converter designed to function in its half-wave mode of operation was breadboarded.
The voltage and current waveforms produced by this dc-dc power converter were
observed at roughly 20% of full load condition or 11.2 ohms of resistance. System
input voltage was held constant at 28 volts dc. By design, all boundary conditions
identified for an open loop configuration in Table 3.1 were rigorously met, without
exception.
1. Switching Element
A BUZ-60 N-channel enhancement mode power transistor was selected as
the switching element having a drain-to-source resistance value of one ohm. A 10 volt
peak-to-peak driving pulse, having a pulsewidth of 7.5 u-seconds with a periodicity
of 22 p-seconds, was chosen as the input to the gate drive circuit. A small resistor.
RG, was inserted between pin 5 of the pulse transformer and the gate of the power
MOSFET. This action was necessary to dampen the parasitic ringing oscillations
which occurred intermittently during switch turn-on and turn-off intervals in time.
2. Gate Drive Circuit
A class B output stage., shown in Figure 5.2, was selected as the power
MOSFET driving element based primarily upon the switching speed of each indi-
vidual transistor, simplicity, the number of components required to implement the
device, and a strong need to isolate the switching element from severe parasitic
ringing incurred by use of the gate drive itself. The motivation behind this design
was quite simple, to offer a very practical I.C. controller capable of presenting a
very fast current sourcing and sinking action to the gate capacitances. Because a
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Figure 5.1: Buck/ZCS, Quasi-Resonant Buck DC-DC Converter
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of time, saturation losses become tolerable and conduction losses in the on-state are
better controlled. The gate drive is isolated from the switching element by incorpo-
rating a pulse transformer. This transformer, having a one-to-one turns ratio, was
connected in phase providing the necessary isolation from line to the load. The out-
put impedance of the circuit was minimal, lowered through the use of a single NPN
and PNP complementary symmetry emitter-follower, resulting in a higher switching
speed.
3. Nonlinear Elements
To implement the half-wave mode ZCS, Quasi-Resonant converter, a L-
type current-mode switch was utilized. A fast recovery diode, D 1, having a maxi-
mum reverse recovery time ten times greater than that of the MOSFET device, was
used to prevent the backflow of energy into the source and to minimize diode peak
recovery current.
In the Buck converter section. both freewheeling diodes, D3 and D4, were
selected as Schottky barrer diodes, having an instantaneous voltage drop of less
than three-tenths of a volt for seven-tenths of an ampere of instantaneous forward
current. Realistically speaking, in either case, the corresponding average forward
power dissipation represented a maximum power loss of well iess than one-quarter
watt per diode.
C. MODEL ANALYSIS
This analysis is offered as a succinct summary to the Buck/ZCS, Quasi-
Resonant switching converter due to previous discussion borne in Chapter I. The
resulting behavior of th, switch-current waveform is in agreement with the suppo-
sition, with few exceptions. A complete svitching cycle, T, in this combination
converter is apportioned into six different operating modes. As demonstrated ii,
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Figure 5.2: Class B Output Stage Type Gate Drive
Figure 5.3, the individual waveforms contained in illustrations within this chapter
are similar in shape to standard resonant and PWM discontinuous mode converter
waveforms; however, their combined form, timing, and current values share a special
predetermined relationship.
1. MODE I - Inductor-Charging State
When the power MOSFET is turned on, both diodes, D1 and D3, become
forward-biased as a positive current is applied. Energy in both Buck and quasi-
resonant inductors is allowed to build as the ideal diodes behave as a short circuit
in the forward direction with zero voltage drop. Once again, inductor current is
not permitted to resonantly charge the resonant capacitor, C,, until the resonant
current, IL,(t), surpasses the constant current ILo(t), supplied by the very large
inductor, L,. As a result of this phenomena, the instantaneous switch current,
I,'(1), will equal the instantaneous load current, IL(t), i.e.,
I.,.(t) = IL(t) = IL,(t) + IL. (5.10)
where
ILB(t) = (V- t (5.11)L
as long as the switch remains closed.
2. MODE II - Resonant/Buck Inductor-Charging State
This mode marks the beginning of the resonant charging cycle in the
quasi-resonant converter half-circuit as diode, D2, is commutated off. As demon-
strated in Figure 5.4, no change occurs in the anticipated physical appearance of
the Buck converter individual waveform. The total instantaneous switch current be-
comes non-linear at this point. The total instantaneous switch current put through
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Figure 5.4: Buck Inductor Charging Current Waveform, T = 22 x 10- 6 [sec],
RLOAD = 11.2 [Q], Top waveform: Gate Drive Pulse (10 Volts/div), Bottom
waveform: ILB(t) (1 amp/div)
the switch is
1"'(0 = ILB() + [sin wt] + IL. (5.2!
As the opportunity presents itself. the resonant inductor first, and then
the resonant capacitor, both charge to their maximum value during this time inter-
val. As depicted in Figure 5.4., the peak resonant current reached is 1.4 amperes.
Likewise, the resonant capacitor attains a peak value of 51 volts, which is nearly
equivalent to 2V in measure. When ILr(t) equals ILo(t) again, C, discharges its
reservoir of energy into the load.
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Figure 5.5: Resonant Waveforms, T = 22 x 10-6 [sec], RLOAD = 11.2 [9], Top
Waveform: 1-' (20 Volts/div); Bottom Waveform: IL, (1 amp/div)
3. MODE III - Resonant Capacitor-Discharging/Buck Inductor-
Charging State
This mode reveals, that as soon as diode D, terminates resonant inductor
current flow, both the resonant capacitive voltage waveform, as well as the switch
current waveform, become linear in nature. The switch current is equal to buck
current. This action, as it prevents negative current oscillations, permits an easy
calculation to be completed using the graph in Figure 5.5(b) to determine the average
resonant current out, IL., using Equation 3.49. The average resonant current out.
over period T, results in being equivalent to 0.300 amperes.
ss
4. MODE IV - Resonant-Freewheeling/Buck Inductor-Charging
State
After all resonant capacitive energy is expended, the total instantaneous
switch current remains a simple function of the buck inductor charging current
alone. The portion of the instantaneous switch current developed throughout the
inductor-charging state of the Buck circuit is stipulated by Equation 3.13 for Modes
1, 11, and III alike. The resonant-freewheeling/Buck Inductor-Charging State lasts
until turn-off of the power MOSFET at time T5 .
5. MODE V - Resonant Freewheeling/Buck Discharge-State
At time r, as predetermined, the power MOSFET is switched off by the
gate drive. Diode D 4 is commutated on as the buck inductor, LB, reverses its
field polarity. The instantaneous current waveform, as viewed by the semiconductor
switch up to time Ts, is shown in Figure 5.6. The absolute maximum peak current
observed, which must be handled by the majority carrier switching device at turn-
off is 2.05 amps. The computed average current contribution, using Equation 3.11.
given by the buck inductor current waveform in Figure 5.7 to the load s 0.769
amperes.
Mode V is distinguished from other modes of operation by the placement
of an additional diode, D3 , prior to the buck inductor to guarantee proper converter
operation. Without its presence, any discharge of energy from L, or LB into the
resonant tank would prematurely permit the charging of the resonant circuit and
disrupt the requisite converter state waveshaping function.
6. MODE VI - Resonant-Freewheeling/Buck Discontinuous State
Mode VI the final mode, is identical to the ZCS, Quasi-Resonant Buck
converter freewheeling stage discussed in Chapter III, Section B, Subsection 3. This
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Figure 5.6: Drain-to-Source-Current Waveform, T = 22 x 10' [sec],
RLOAD = 11.2 [Ql], Top Waveform: Gate Drive Pulse (10 Volts/div), Bot-
tom Waveform: IDs (1 amnp/div)
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mode is characterized by the magnitude of inductor, Lo, and length of interval D3T.
The magnitude of D3T is a direct function of:
D3T f /R, T1 (5.13)
D. CONDUCTION LOSS MODEL - SUMMARY
Overall, after viewing Figures 5.4 and 5.5, the ratio of peak buck to peak
resonant current matches up quite well with proposed theoretical values, showing
a difference of less than 3%. Despite a loss in output power of 1.85 watts, this
non-ideal converter as illustrated in Figure 5.8 is still able to provide to the load
1.07 amperes of output current. Having achieved this necessary agreement in peak
current value for both quasi-resonant and buck current waveforms permits use of
Equation A1.1 to estimate conduction loss.
The rms current squared during MOSFET switch on-time is closely approxi-
mated using Equation A1.2, time intervals T10 and T32 occupy less than 10% of the
quasi-resonant current waveform half period. A value of 0.803 milli-watts is dissi-
pated in power as a result -f the BUZ-60 device having to transfer one-half ampere
of input current through one ohm of resistance.
At this point, a good comparison can be made between conduction loss and
all other dissipative losses occurring during this same time period. The motive here
is to understand the huge burden conduction los placess on circuit efficiency under
this loading condition. To assimilate the difference in magnitude of switching loss
requires the assistance of Equation 4.5.
Pa.o.= f Co -3DS (5.14)
Using a maximum output capacitance of 180 pf, as noted on the product summary
sheet, and adding an additional 5 pf to compensate for stray capacitance yields a
loss of 3.39 milli-watts.
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Figure 5.7: Buck Inductor Charging/Discharging Current Waveform,
T = 22 x 10- 6[sec], RLOAD = 111.2 [0), Top waveform: Gate Drive Pulse
(10 Volts/div), Bottom waveform: 1L,,(t) (1 amp/div)
92
Figure 5.8: Current Waveform Through the Load Resistor,
T = 22 x 10- 6 [sec], RLOAD = 11.2 [)fl, Top waveform: Gate Drive Pulse
(10 Volts/div), Bottom waveform: IL(t) (1 amp/div)
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The other loss which can be accounted for is the power loss due to drain-to-
source leakage. This loss is also small, causing 74 milli-watts of power loss from four
milli-amperes of leakage current.
Therefore, as expressed before, under a high current, low voltage condition,
such as in a satellite:
Pco,, > P.. + PL (5.15)
Using this finding, it can be stated that if a ramp-sine waveform is subject to a
conduction loss of 0.808 watts, then a ramp waveform in its self will support an
even greater amount of dissipation of 0.958 watts. Furthermore, a ramp-sine-sine
current waveform under the tradeoff of additional circuitry would cause this loss to
decline even further in value to approximately 0.720 watts of power.
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VI. CONCLUSION
The high cost of placing a satellite into orbit has imposed severe constraints
upon the entire power system design philosophy. The desirablc effects produced
from reduced cost, less power loss, and size and weigiit limitations are now a con-
stant theme in any effort to produce effective power conversion equipment. An
efficient power switching technique, as proven in this research, is definitely the most
successful method in meeting the substantial demand for increased power system
density today.
To alleviate power dissipation losses in a dc-dc converter, the concept of cur-
rent waveform waveshaping was introduced and implemented for power processing
circuits. Using a quasi-Newton numerical technique, an analysis was performed to
identify the physical relationship existing between the peak currents of various com-
bined current waveforms. Theoretically, the ramp-sine-sine relationship produced
the current waveform with the lowest overall conduction power loss.
To enhance the understanding of fundamental principles underlyiing the cir-
cuit operation of different elementary current waveforms, a complete dc analysis
was presented on two non-dissipative power systems. Imperative to this study was
the ability to develop and comprehend the proper current and voltage relationships
which correctly define the condition of resonance and discontinuous conduction mode
of converter operation. Also, in a summary, a comparison between the MOSFET
and the BJT switching elements was made. The basic static and transient switch-
ing properties of each transistor were investigated to identify the strong and weak
points of each semi-conductor switch. In most cases, it was obvious that the ca-
pabilities offered by a majority-carrier device were far superior to advantages of a
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BJT. The detrimental power losses facing each device, especially MOSFET-plaguing
conduction loss, were carefully scrutinized.
The simplest and perhaps the most widely used variety of switch-mode reg-
ulator was then breadboarded to prove the feasibility of this study. A step-down
45 kHz, 14 volt, 14 watt, Buck/ZCS, Quasi-Resonant Buck dc-dc converter using
a BUZ-60 power MOSFET provided results which were consistent with the theory
proposed. It established a basis that this design concept is applicable to a variety of
conventional converters in two ways. First, it proved that the goal of producing any
of the displayed waveforms illustrated in Figures A.3 through A.6 is possible using
existing technology. Secondly, it demonstrated that the resonant switch concept can
be applied to a host of other basic switcher designs operating in their discontinuous
conduction mode as well.
Development of a MOSFET power converter for use at low voltage and high
current levels has been limited because other semiconductor devices functioning in
the frequency domain from 20 - 100 kHz operate more efficiently. Thus. unfortu-
nately. techniques in this area have not yet been given the opportunity to achieve
their full development. However, as proven in this research, prospects exist for the
maturation of a more highly efficient dc-dc converter by using certain circuit devices
and physical waveshaping techniques. The highlights and merits of using the design
process disclosed in this thesis are:
* An increase in power conversion frequency above the 20 kHz frequency plane
with a growth in power system density and a depreciation in conduction loss.
* Improved design flexibility without adding significantly to the current stress
which occurs in the power switch.
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* Implementation of a half-wave mode, ZCS, series-resonant, L-type, switch
topology to preserve energy that which would otherwise be dissipated in con-
duction loss through the anti-parallel diode under different load conditions in
a full-wave mode type of quasi-resonant converter.
* Natural commutation of quasi-sinusoidal component current waveforms.
* Added energy conservation and space saving in a dc-dc converter because of
its small size, light weight, and improved performance efficiency.
The comparative dc analysis of the operation of the Buck/ZCS, Quasi-Resonant
Buck converter functioning in its discontinuous inductor current mode of operation
is now complete. The performance of an experimental circuit built in the lab has
verified the author's intuitive prediction concerning the relationship between con-
duction voltage drop and the shape of the current waveform passing through the
switching element. It is thought that the simplicity behind this development and
the insight it provides should make waveshaping a helpful tool to limit conduction
power loss in future dc-dc converter analysis.
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APPENDIX A: IMSL ROUTINE ZXMIN
A.1 PROGRAM SOFTWARE
The IMSL routine ZXMIN, contained withii2 the enclosed FORTRAN pro-
gram, which Section A-II, is used to predict the theoretical outcome of minimum
average power to a combination of proposed waveforms. Items required to initiate
this program are:
1. FUNCT, a user-supplied subroutine used to calculate the function F, which
in this case, is the power minimization of [,N+,,] waveforms.
2. X, a vector of length N, containing parameter values.
3. N, the number of variables or parameter estimates contained within F.
4. NSIG, the convergence criterion governing the degree of accuracy required in
parameter estimates.
Given N initial parameter estimates supplied by the user of the FORTRAN
program and the information above (including all other less significant arguments
required by the calling sequence as well), the subroutine ZXMIN is called. ZXMIN
uses subroutine FUNCT to first calculate F.
The function F is dependent upon the vector X for N different parameter
estimates. The function F is found by first solving Equation 2.3 for each current,
waveform combination, and then determining the absolute value of one minus the
average power dissipated, P, in the switch. Table A.1 gives the solutions to Equa-
tions 2.2 and 2.3 for each of the six waveforms analyzed. When P is computed for
any current waveform, two assumptions are made. For each case concerned: (1) the
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time, T2, given for the longest duration single element waveform is always assumed
to be equal to one; and (2) to lessen the number of independent values contarned
within F, one of the parameter values x(1), x(2), ... , x(N) is always solved for
Q equal to one in terms of the other remaining parameter values. These initial
conditions simplify each expression and reduce the number of calculations involved.
The convergence criterion required for the final iteration of F is specified to four
significant digits.
Solutions for F were not necessarily determined to be unique. Also, due to
the nature of the algorithm, as was in the case of the sine-sine-sine waveform, exact
convergence of F was not achieved. Iterations were terminated due to rounding
errors, or final parameter values resulted in negative values of x(N). Therefore, the
setting of initial conditions each time by the operator was influential in obtaining
final results.
Figures A.1 through A.6 illustrate graphically the optimum power minimum
for each current waveform combination examined. Given in each graph are the values
of switch-on time, T, versus current as a function of time., i(t), for each individual
current element waveform and their sum as well. It is important to note that, as the
average power dissipated in the switching cycle decreases, the peak current of the
combination is also reduced. The ramp-sine-sine waveform is proven to be the most
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Table A.2: Waveform Results
% REDUCTION
WAVEFORM IP P Q RAMP
Ramp 2.000 1.333 1.0 0.00
Sine 1.571 1.234 1.0 7.43
Sine-Sine 1.395 1.147 1.0 13.95
Ramp-Sine 1.388 1.086 1.0 18.60
Sine-Sine-Sine 1.372 1.302 1.0 2.33
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Figure A.4: Ramp-Sine Current Waveform
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A.2 RAMP-SINE CURRENT WAVEFORM NUMERICAL RESULTS
This section contains the FORTRAN program to calculate the power mini-
mization of different elementary waveforms. As configured, it is set up to determine
the minimum power and peak current for the Ramp-Sine waveform. The subsequent
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C THIS SIMPLE FORTRAN PROGRAM IS DESIGNED TO AMPOozo
C DETERMINE THE THEORETICAL MINIMUM AVERAGE POWER AMPOoII
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C = SCALAPR VALUE CE MINIMIZED FUNCTION AT FINAL AMPO220
c PARAMETER ESTIMATES. A'.'.?¢0
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THE FUNCTION F FOR GIVEN PARAMETER VALUES AP%0SC
X(1), X ,. X(N). APC27
C THE CALLING MATRIX HAS THE FORM AMPOKSI
CALL FUNCT(N,XP). AMPO' -
AMP0O3CO
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C USING FINAL PARAMETER VAUE. C
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C 1ER= 29 INITIAL HESSIAN MATRIX USED BY ZXMIN
C IS NOT POSITIVE DEFINITE, EVEN AFTER ANTCO.T
C ,.7 TO MAKE ALL DIAGONAL ELEMENTS A"PO"C
c POSITIVE BY ADDING A MU-L
:ER-IlO ITERATION WAS TERMINATED DUE TO SIC-
CN - 'N"T ERRCRRU. N DINGL S.ONERNO 0=5
C C.I TERIA OF PARM[ETE ESTIMATES IS QT AiF:._
C M 1T. 0
109
C IER=131 PROGRAM TERMINATED BECAUSE MAXFN ANPOC370
C EXCEEDED. AMPOCS 80
AM POO 3 9 0
C IOPT= OPTIONS SELECTOR, ON INPUT: AM.POO500
C IOPT=O CAUSES ZXMIN TO INITIALIZE THqE HESSIAN AMPOO620
C MATRIX H TO THE IDENTITY MIATRIX. AMP00620
C IOPT~1 INDICATES USER HAS INITIALIZED H AS A AMPDO063
C POSITIVE DEFINITE MATRIX. klMPC06- O
AMPOOSSI-
C MAXFN= MAXIMUM NUMBER OF CALLS TO SUBROU TINE AMP0066O
C FUNOT ALLOWED. AMP0067 0
AMPOO68O
C N= THE NUIBER OF PARAMETER VALUES. AMP00690
AMpr 7 00
C NSIG= THE NUNBER O:F DIGITS OF ACCURACY REQUIRED IN AMP007 10
C THE PAP.A IE7ER ESTIMATES. THIS VALTUE GOVERNS AMPOO,07210
C THE CONVERGENCE CRITERION FOR TVO SUCCESSIVE AMPOC0730
C ITERATION"S C7 F. A MP 007 4-0
C P= THE AVERASE POW;ER DISSIPATED BY THE POWER AMP20760
C MOSFET IN ONE- SWITCHING CYCLE. AMP 770
C P1= NUMERICAL CONSTANT OF PI RADIANS. AP'7'
C Q TH AVERAGE AMO,0UNT OF CHARGE TRANSFERRED BY AX~pncsi'J
c T:-E POWER MOSFET DURING SIC N-TIMlE. A':P C -
AM pC7527t
C X= VECTOR OF LENGTH N CONTAINING: ON INPUT THE AIP0084vG
INITIAL AAEE ESTI-ATES AND ON OU-TPUT TH A PD355S
c;FIN:L PR ETR VATUES AS CALCULA7T BY A',"N  38 6
A N p0 08 70c
C W= A VECTOR C7 7 3.:N . - INS SPACE. fI:-,'
ON OuTPU - - FOR A ' :0C9r
v- NO -- 0RADIE-NT
C =2 - e OF F UNCTION' CALCULATIONS REQUIRED A,: 10
ES---- c- THEZ NUNE Cf SIG92IAN
11 ' 5F -711.'SZ-S A-RA.Y SIZE- IS A .FU-NCT:ON oi
C FEA-,L ... ~ ~W',~P
A'P 7 C3




P:= 3. 141592654, A.'1Po1140
AMP0lISO
AMP01l6D
C INITIAL PARAMETER ESTIMATES AMPO1170
C X1)=-:AlC 1. C TAI:. X(4)=TAU3 Ampollso





C X(4)= 0.375 PO20
C X(5)= G,250 ANPCOI125
AMP01260
AXPO'17
CALL ZXI''N(FUNCT, N,NS IG, MAXFN, IOFT, X,H, G, F,WIEF, AMP:2
C CMCEAVERAG- AMOUNT OF CH-ARGE AND MINMUM 20E
o LSSIA-FL ~~' '~'TCKN3 LEMNTOVER FERIOD T FCR E CH.AP
C TYPE OP F PE' WAVErolP.:. AM'I-
S:N'- W~AVEPOR':
C P=.X( )X2> 0. C::; X'.
P I X, X
CS:N'P7 X . . . ..
F ..v-S:NE WAV.E'C--
- V ((' ''' C 3. C~
'Xr . 2 3-C
C '''l', P! (S 'X ( 1)/X(4 )' Ot~' 2 N~ (:4 A
C ' C !)-:-2 0)) + ~ )-.(CX11 C
C ~' ( . ~ C r 0 :(4)'A':'
11L
C C4 / -Sl( X AMP01i69 0
o c- V(2) 720) 4- SIN( PT*<(1I)YX2)( 3)"*N( 1)/( 1. 0 -X( 1)-."2. 0) + AM? 17 00




C PRINT ZXMIN FINAL PARAMETER ESTIMATES AND RESULTING VALUES AMPO175O
C OF IER, Q, P, AND F. AMPOI 760
AMPO 1770
PRINT ",'IER=', IER AM?01280
PRINT 'X( 1W= Xf,1) AMFOI 790
FRIO ','X2)=', N2) APlO
C FR INT ",'X(4'&,N. AMiP,0i82
AMPOISAC
PBU?' Q=, Q AM?01850
PNT>'P=' ,.AMPO 18S6
AM? 01S70
C GRAPE NU"R IC AL RErSULTS A kPOIPgoS
ANPS 1910
C CALL-- S(1.0,X(2)) AMP01920
C CA LL 1, X() ANPOIB9BOC
C CALL- SS( X( 1) ,1.C, X( 2)X(23) AMPO29. D
CALL TS(X( 1)1. 0,.,(2) ,3)) AN01950
CALL T-SS(N X,'1.0,X'.2),Y7 3) ,N( ,(5 A£,0 1960
S CALL_ sss(NX(1>.,()X3,(4,K)217
STOP AMPS 0199
TE:SUE SU*PLEDSUBOUIN CALCULTATES THE MON(MU
OFFUOTD F-FO A-:=)? ,- 1=2,..F F CB1AN 7:EW A! T Rr 7 .R T""C.
7: BOWER IN2M2IZATION OF WAVE FORM"S A ?C c-
-- ARSAB-LE LISTINS' A: iFS 0-
SCALAR, VALUE OF M2!NIMILZED FU;NCTION AT FINAL AMPO A'7
PARAME-TERES2": AMPS '80
N THE N CFBE 0 PARAME-TER- VALUES. A MPS
X= VECOR C?- LENGTH1 N CON'.': N;: ON INPU T T.- MP
' SAL PAA ET? EST sATES AND TN OTPU EE AMP













C XC2)=.5'AFI/X(1) AMP0236 0




C XAM' ' AMP02L-. ±
C \(2)=Z0/XC:) AXFO.. :0
C FwABS(1 0 - (X(1)/3.0 X2)*20)) AMF02430
AMP02,10
AMPC2Z.3C
SINES T \NE WA!VEF'ORM, AMPC2160
Xt 1 F/2C - N3))/X!2) AMP224IO








=C' C0. ' "
c YABS.0 r - ( '2 ) X(4)-X(S)) S'.5X(3))) AA0
&KO
.C A003
C '( x: 1)I C1. G TO:7
11:3
c X( 3)=i 35 AMP02 8 1
C % X- )=. 400 ANPO28 2C
C XQS)=.30 A ?- -3
C 1)l=(. 5-.PI -X(4)'*XC3) - X( 3))/%(2) 1M? 02S -n
AMP028650
AMP02860
C F=ABS 1. 0 51- X 1)X )- 2 0 + X()~.0 + X)*:5~2.0) +- A:MPO2870
c C- X(I )'1 0) + SIN" P>X.( I) )*'.X( 2)-X( I)*X( 1)/Cl1. 0 -X( :)--2. 0) + A"PO289D
c CSN PlX4 0(5"X )-X 1 -X(4)*-2. 0))) AMP0290C
AMPC29 0









A.- MC 3 0 10c
AM P03020
ANP0 3030
T:~ S UBROIUTIINE PLOTS ThlE HAFPERIOD CF A SINUSOID. lMPC30(-C
VARUABLE- LISTINGC A.MP03080
I1J) ALEOF CURRENT AS A FUNCTION OF TIME. AMOIICG
I1MIX MAX*MUM CURRENT AML:TU:E'-- Or SINU'S IDA?2 0
J= NILM;E 0F POINTS LED AMPC 3 ::
~A(J= BS:SAVATLUE Cr S, ;2H NTIE AFCIIIC
TAU AF S C: 7I.SI SSA S Ol
= FULEROOF SINU SOID. AM?. -
A . 'P'3 7
.. I: " "I I... -. -
AMP
C ITA A~ F0)A$J, J C, 3
I. 1 71 X * r.r C'1i .0Fc:
CO TIAU0 A'!PC 7C
VF-TUR , AXPOZ
..........
~r~,tt.:,,r~,?~~: r . r,,.- -,~r~:,,,-~r~r.?,r,, rr~~r~~r.?~rr~, A
A"P33 70
SUBROUTINE T(TAUl,I IMAX) AMPOZZED
* THIS SU:BROUTINE PLOWS HALF PERIOD OF A RAMP FUNCTION. AMP-%390
AMPOAOO0
,? *?,'*VARIABLE LISTING A!P03z 10
AMPO 34 20
ll(J)= VALUE OF CURRENT AS A FUN.'CTION Or TIME. AMPC34ZO0
I1MAX= MAXIMUMl CURRENT APIUECF, RAMP. AMIP01440-
J= NUMBER OF0 POINTS PLT-3TED. AMPOZ3-SO
TAU(J)= ABSCISSA VALUE OF SWITCH' ON-TIME--. AMP03-460
TAU1= DURATION OF SWITCH ON-TIME. AM P03470
AMPC34 50
INTEGER J A'!PO3S90
RE7-AL T AU:I , IMX AMP0200
REAL 11(IOO0),TAU(100),PIAPC 0
OPEN (UNIT=3, FLE='RAM', ST-ArTS='NEW')
Pi= 3. 14-1592654 A" P
DOI 10 J=1,IOO AMO23
TAAU(j)=J/100. 00 AMP33O
2$> FORMAT(' ,F6. 2,3X,FIC. 7) AMPOISPzO9
Ar
OWETS HE HALF PERIODS OF r o SINUSOIDS AND
L: LIST ING
T1N V AU OF CURRF ENT S A FU O IN OFC "
- S~ :OF 11(j) AND- '11%) AS AFUCINFTIO
NMEOFPOINTS PLOTTED. -
- j' -, A-zZCISSA VAUEO SWIT-CH' u.-711E
AU= HAlLF PE-RIOD OF SINU-SOID.A
TA- 2 USINO WTHO-IE
FU:L, RID FSIUSI
115
T1=2. 0 "TAU1 AMPOO 30
T2=2. 0 '~TAU2 k'P039-.O
DO 10 J=1,100 AXP03960
12'J)=72'AX *~ SIN((2. OIPI*J)/(T2-~10)) kIP03970
TAU(J)= 3100.0 AMP03990
IF(TAU(J).LT.TAUI)GO TO 13 AM'.OOO
IF(I1(J-1).EQ.O)G0o TO 14 kMPO-DIO
13 IF(i1(J).GT.O)GO TO 15 AMIP5-*220
14 I1(J)=O.O AM 4.0 30
15 ISUM(JIC)= 11(J) + 12(i) DM0C
WRITE(6? 200)TAU(J),:l(J),I2(J),ISUM'(i) AXPO405G
CI0 FOR'1AT( ',F6. 3,IX,F1O. 7,3X,F10. 7,3X,F1O. 7) A'!P04060
10 CO N A'!PO -.2580
RETR AMP0409O
END k::, 0 410 0
*.' P0,4 1 22
AA 15 0
SUROU T:NE SSS(TAU,TA.U 2,I11AX,12'.AX,TAI:3,I3MAX)AMO-6
" TH:IS SUtLOUTINE PLCTS T711E HALF PERIODS OF THIREE SINUSOIDS AND AMPCA2,7O
T R~ S"~ A 18 0S
VARIABLE LISTING AN P 0 10O
I1(J)= VALUE OF CU RRENT AS A FUNCTION OF TIE=7?42
'~J)= VALUE 0F CURRENT AS A FUNCTION OF T IME. AMDD4 39
VALUE C7 CURRENT AS A FUNCTIO0N CF- TIMEH. A.
* IS 7)=SMC ~J)I~', II 31) AS Al 7-U:TION OrTIE
S"!: - U> CURN AMPLITUE OF SNUSLIL
-":Ax MA)IMU CURN 7MLT: OF SINUSIC:.
NUMB'EZR OF P 5 LO=ED. -
A*- ) AES:IISSA VUEOF SIC N -T M. 73
7 H_ ALF PEFIID CFSNUO.
H:ALFE~ 7ERI:1 CF S TNlUSCIL 
-
tfFL:. F-xz'.D OF S :NU S2I 3AC AMO.
FLPEID CF SI:NUS A.
.LA: T,,I IAX, 2M.X, TA-U3,3MAX
CPN(U:, 11E=SSAM 12!j3( !:'0), 7A-CS="EW AMFC.-.2
7 , L E S P S T S -
P1= 13 3. 1426 5 A"P*A-
1.~A. .TU
0 A:
D0 10 .T=1,100 AM?0-.49O
13(J)-I394N 11 S1N((2.04?P1'tT)/(T3*100)) AMP0LSOO0
I.2(J)=I 2N.AX SIN( '2. 0"-Pi4?7)/'(T2 *IOD) AMPOA 5lO
I~rJ=:lk( SI((Z 0*P ?J/(T4r:0))AMPO-AS2O
1A(J=J'100. 00 AMPOASSO
IF(TAU(J)-.T.TAu1)GO TO 13 AMP04540
M(J). 0AMP3OASSO
13IFTA(J.L.TU3GOTO 15 A.",- 05 60
13( J)O. 0o AM?04370
15 ISUM( J)= 11(J) + 12(J) 13I(J) AMPOASSO0
200 FORMAT(' ,.3,X1O7,,FD7,,F.7,,1.7)AP'.04ECO
10 COcNT INUE AM E0
FN-R Z. AMPOAE -2
F ~AMP 3 A 6 ' 0
7*H. SUPO N PLOTS TEHALF PRDCFA SINUSOID AND A RAMP A"CA?
FUNCIONANDThE~ C~%AN". 7-C
VAIBL STINS 7~~" 3 '~
I1(J)= VLEC- S INUSOIDAL CURRENT AS- A FUN=TION or A.' 75
I,2J-= VAUOF RAMP? CURRENT1 AS A FUCINCF TIME-F.
E.:ISJ) SUM. CF- T11 AND 125 SAFNTONC 0 E '~
-.... CUCRNT A" ~ OF SINUSODID.Ar





* -. A"? 25070
AM?CSC1PD
:2"A.N~~A TA: I 0A 5 1C C
C 7:-,: .0~ LS .. .LF~ F--RIOS OF T\~o SINUSOIDS A -PAPS20
-,NO:ON, AND 7:O:.SU':. AMPO 00
A'P0516 0
I( V-'L7- 07RM ON' AS A FUNCTIN 37 7TIME. A-*.SS
'3C:"= '~~TOF S1NIUSCOIDAL CURR.ENT AS A FUNZOTOCN CF TIME AMPOSOSO
ISUM~)= SU CF I(J),O(J)A_\ 3(j), AS A FUNC',TION OF TMAPSC
.. kE f MLITD C:: S I'-,-SOT:. A:?C0 '1'7
i'M C1-ENT; 0ML .UEO SINU-SOI D. A-NP05 2
R C.- P01INS ?LO7E-D. Ahi'5-o
~ S ~-LUEOF S;=TO ON-TIME.AD5S




r- CD CF 7 -sOD 'r".
PR7 CD 0F SINUSOID TA7L. .M
T.AU3,, IJA:A?
7370











SU3F= ~ 0.0S5 IS79
S UB F = 0.051 S89
SIJBF= 0. 0 S5 1 S719
SUBF= 0.0851S79
SUBF= 0.0S51S79
SUBF = 0.051 S79
SUBF= O.OS51 S79
SUBF=_ 0.085;1 S79
SL BF= O.OS5 ISS9




SU B F= .). ()5;1,S7 9




X(',) 1._'S S2 S5 6
Q= 1.Q006771
1) = I OS6o 3
F = 0.051879 OCompile time (seconds): 0.92 Execution time seconds):
0.13
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BUZ 60 8627 N-channel Enhancement Mode Transistor, 400 V, 1 f0, 5.5 Amps
Inductors
Lr - 21.4 pH, Core 55208-A2 (p = 26), 22 turns of 22 AWG
Lo - 15.35 mH, Core FD78HL237350, 1 Amp
L - 51.3 pH, Core 55"08-A2 (p = 26), 53 turns of 24 AWG
Capacitors
Cr C +C 2 +C 3 +C4 =48.8 x 10-9 F
C- 20.1 nF, 100 V, Z5U
C2 - 14.07 nF, 100 v, Z5U
03 - AE, 9.8 nF, 1 kV
C4 - 438804 Gudeman XFS-1813-10, 4.83 nF, 600 VDC
C=C5+6+C7= 1.21 mF
C5 - USI, 594 pF, 50 V
C6 - USI, 514 pF, 50 V
C7 - Sprauge, 96.7 pF, TE-1210, 75-25 DC, USA 7430 H
Diodes
D, - MUR 410 Ultrafast Rectifier, VR = 100 V, IF(AV) = 4 Amps
D2 - MUR 410 Ultrafast Rectifier, VR = 100 V, IF(.,, = 4 Amps
120
D 3 - MBR 735 Schottky Barrier Rectifier, VR = 35 V, IFAV = 7.5 Amps
D4-MBR 735 Schottky Barrier Rectifier, VR = 35 V, 'F(A V) =7.5 Amps
Resistors
RLOAD - Jagabi Lubri-tact Rheostat, 53 Q, 3 Amps
RG - 10.19 Q?
Support Equipment
Power Designs Inc. Regulated DC Power Supply, 0-36 V, 0 5 Amps
121
APPENDIX C: SWITCHING ELEMENT
DATA




This broad range of N-Channel VOLTAGE (VOSMx.)
enhancement mode MOSFET's facili- 50V 100V 200V 400V 5ooV 600V $00V 1ey
fates simpler, faster power control in
a wide variety of application. They 0 026 pnFz4o TO-r
can be driven from microcomputers 003 3u2's TO T
and TTL, and have a switching speed -003 UZ347 ST.93
that is several times faster than con- .005 P04 Z12 i TOZ?AB04 8uzii r o. oa~
ventional bipolar devices. 004 Buzi4 I I TO-3
Types are available with drain- .004 suz348 SOTO3
source voltage ratings uo to 1000V. 006 EuZiA TO-OA
All are manufactured to have a con- .0 06 B 319 SOT.93
trolled threshold voltage, and all 0 UZ1 STO),oA08 2I TO- O0A8
exn;btt low on-resistance and high * 085 PRF5.o .O-220A8
transconductance. o Su7 . TO-22CAS
.01 UZ7:L TO -22Aa
0 BUZ71F SOT-16
0 uZ1o TO-220AB
SOURE .0 F 1 P1 42 TO2.0A,
0 :1 BUZ21A TO-220AS
0i2 BUZ7iA TO.?2 GA
SO *012 3UZiAL TO-220AS
0.1. .012 BUZ71AF [o'r-'oo
012 8U000 _ _ _ _ _ _ _! _ TO.-- Aa
, 012 SUZ20 I TO-3
*01, PU60 I IPI T I TO Z20AS
021. ,')I I TO-02VBS
N 02 eUz2oo TO.2203A
C..n702 aU0':F 4 SOT-NI
o2auizz
02 BUZI
1072 eLUZ31 ! J 1 To-=AS
.022 P0642 TO--..AR
TO3 T UO
so02 eUrZA, I ;e TO-='-AS
Sifuctwee of Power MOS .00 UZ72AF SOT.18A
E .025 SUZ2ZA O-Z2Aee
32 BUZ020
' O ~z ' A  ; i I T "
04 0 0-3)
SOT-3 S T-Ie 04 8SU-25 0 SOi T-93a
0: G.JZA5 TO-3
00 UZ TA I To.-7AB
06 B Z'7&F __________________________ 06






20 B UZ42 A 0. 93
20 SUZIT ___________________________ 00
.20 80 TO00A
5 TO, IEW FORS
~2 80030A OMA
3 0'74 _ _ _ _ _ __ _
a soTIs TO,_AS
BASIC DATA (In order of voltage/package/current)
v0s Io P,o, A0 8 ON g1i C.
ma. Type pscgs IO I MOIL < typ. typ.
*V Number Outlne A W £3 ANY pF
SO BIZID TO-220AB 12 75 01 48 120
BUZ10A 12 75 012 48 120
BUZ71 12 40 01 48 160
* 6UZ71L 12 40 01 46 160
BUZ71A 12 40 012 43 160
BUZ',AL I 12 40 0.12 48 160
BUZIIA 25 75 006 80 360
BUZII 30 75 004 so 360
PRFZ42 46 125 0035 22 250
PRFZ40 51 1 25 0028 22 250
50 eUZ14 TO-3 39 125 004 120 50
____BUZIS 45 125 003 120 500
50 BUZ348 SOT-93 43 125 004 Is 00
BUZ347 _____ 49 125 003 18 800
50 BUzMAF SOT-16 I 11 40 012 4 1608uzT'F !2  ! :° I , I ,
___ UZ71F 2 40 01 48 160
100 BUZ72A TO-220AB . I o 025 3 8o
* BUZ72AL I11 40 025 36 80
BUZ2O 12 75 02 40 80
BUZ72 12.5 40 02 38 80
* 8UZ721L 12.5 40 02 38 8
BUZ?*A 21 75 0.11 35 200
BUZ21 24 75 01 35 200
PRF542 24 150 01 13 90
PRF54o _ __ 27 150 0085 13 90
100 BUZ349A SOT-93 28 125 008 18 500
BUZ349 32 t2 5 00r 18 50
100 BUZ72AF SOT.e6 7I 40 025 38 60
BUZ72F 8 40 02 38 s o
200 BUZ-73A TO-220AS 58 40 08 3.5 8 0
SUzM I AD 0 04 35 I
BUZ30 7 75 075 35 100
BUZ32 95 75 04 35 '100
BUZ3I 125 75 02 50 140
P90842 16 125 022 10 63
PRF640 18 105 019 10 S3
20 U23E TO3 22 125 ) 712 75 500
200 EUZ73AF soT.16 '3 40 08 35 60
BUZ7 F _ __ 53 40 04 25 60
400 BUZ7SA TO-220AB 28 43 45
BUZZ4 34 41 1o 25 2o5
BUZ260 _7E1o0[ s 55 o 7
4.. 64 5 3 5 12 -
A00 BUZ351 .7.37.93 115 12s 04 4{00
500 BUZ74A T0-220AB 20 40 40 2 1 0
BUZ74 24 40 30 25 70
BUZ40 25 75 45 80 1
BUZ42 40 75 20 25 r
5 BU SOl 41 A, 45 5Ii 2
500 BUZ45A TO0A3 3 125 06 40 100
BUZ45 98 175 08 40 0SU_ 6.24-9 ______ I 2  5  1 0
800 BUZ337 SOT-g3  125 06 65 120BUZ330 1595 '20 08 80 172
800 8 190A 120A4 5 5 25 25 70
____51704n 75 I20 25 70
800 TU60 7022086 62 75 40 8 30
___ U780A ____ 30 75 30 18 30
60 CK 8ULZ307 SOT 93 30 715 30 I8 55
BUZ305 40 75 40 18 0EUZ355 6 125 IS 1 140
__ UZ35o I s 11-s 20 L 16 141000 1113 4,m06 20 7 0 S 3
1000 1.125A 25 1 75 50 5 30
100 UZ31I 5O1.93 23 -'5 80 I 5 55
[6101 _____-25 75, 50 __ 55
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BUZ60 N-CHANNEL ENHANCEMENT MODE TRANSISTOR
DATA SHEET [From Ref. 48]
jw incorporated BUZ6O





PART V(BR)OSS I %S(yn) I 0
NUMBER (VOLTS) (OHM S) (AMPS) 1GT
BUZ60 400 1.0 2 DRAIN 2
3 SOURCE 123
ABSOLUTE MAXIMUM RATINGS (-,Cz 25-C unless other-ise noted)
PARAMETER SITE ST CONDITIONS jSymbol BUZ60 Units
[anSoreVOitare V-. I
Gae-Scrce vcizage V-
Continuous Crain C -rent !...451C..-,
P eC rain C-i-ent I
Avalancrie Current isee figure 9 I I A
P~wer Dissipation 7 5C P- w
0:,eratrig Junction & Srage Ternoerature Range T-. 5 to !SOI
Lead Temp~erature (1/160 from case for 10 Secs.j TL I
THERMAL RESISTANCE RATINGS
F THERMAL RES:STANCE ISymntcI TY0. %ax U n,!s
.Jurcior,-to-Case 1C
Purse ii,dth limited it) mamrna u nvtcn temcera-.re (reler to transer ire'-al r e za: a, f ;-,ae 1
1241
BUZ60 Silconix
ELECTRICAL CHARACTERISTICS (Tj =25-C unless otherwise noted)
PARAMETERSITEST CONDITIONS Symbol Min. Typ. Max. Units
Drain-Source Breakdown Voltage V/BR, OSS 400 - -
VGS -0. IC 250 LA 
________ 
___
Gate Threshold Voltage VGS/th) 2.-.VDS -VGS.-ID C) o~ 2. 10.0.L
Gate-Body Leakage 10S 10-nVDS. 0. VGS - ±20 V 10 10 n
Zero Gate voltage Drain Current l~ 5
VDS VIBRIOSS 
. VG 0 IS 5 LZero Gate Voltage Drain Current rDS 1000 JL
VIDS = V(BRIDSS . VS=0. Tj =125*C l
on-State Drain Curient z I D (on 1.VDS .10 V. VGS =10 V0on- 
- A
Drain-Source On-State Resistance2  r ~o) - 0.8 1.0
VG = 10 V, ID = 2.5 A
Draiuc On-State ResistanCe 2
VGS = 10 V. ID = 2.5 A. Tj = 125*C rOS/on) 1.5 1.9
Forward Transconductance2  17 22SVDS = 15 V, lD - 2.5 A g15  17 .s-S,
Input Capacitance VGS = 0 Ciss - 750 2000
Output Capacitance VDS = 25 V Coss - 150 180 P
Reverse Transfer Capacitance f=IMzCrs 5  - so 60
Total Gate Charge VDS =0.5 x V/B3R)DSS. 0g - 23 30
Gate-Source Chiarge G 0VC)=55A - 7 - nc
______________________ (Gate charge Is essentially _____ _____ _____ ____
indepenident of oreratingGate-Drain Charge temperature) Ggd - 12
Turn-On Delay TIme [V..D = 30 V., RL= 10 1 Ido) - 2 4
R~s e Time IDZ 2.7 A . VGEN= 10 V tri 4 5 60
M= 25la his
Turn-Off Delay Time HStnn iei esnily t~f) -80 140
Fail Timeindependent of operating t -6Fail Time ~ tempereturel17S5 6
SOURCE-DRAIN DIODE RATINGS & CHARACTERISTICS /Tj 25-C unless otherwise noted)
PARAMETERS/TEST CONDITIONS fSymbol TMin. ]TYP. Max. IUnits
Continuous Current Is T - 5.5
Pulsed C.~rrenf t  Ism-- 2
Forward Voltage2  VS 
__.2__ 1. V
Reverse Recovery Time 1 r 15 h TF - IS. CIF/Ol - 1C3 A/gSJ t r-25-is
Reverse Pecoverec ChargeI I I
F = iS.- dI:/Ot = 100 A/. 5 Orr-1.-
P~jlse width I'miteo by maximum junction temoterature Irefer to transient thermal impecance oats, figure 11)2 Pulse teat: Pulse widtn :5 300 g.sec. Duty Cyc:e :5 2%
1 25
B " Siliconix BUZ60incorporated
PERFORMANCE CURVES (25sC Unless otherwise noted)
FIGURE 1: Typical Output Characteristics FIGURE 2: Typical Transfer Characterlstics
V S O L Tc -55C i5C
/ J 7V
! I
-- 92 ..o 1 2
0 2 4 6 ~8 v04 6 8 1z
VCS - ORAIN-TC-SOURCE VOLTAGE (v) VGS - GATE-TO-SOURCE VOLTAGE (Y)
FIGURE 3: Typical Transconductance FIGURE 4: Typical On-Resistance
5 3.0
A I _ I - ' I '
-20
~1 7 ,'
08 10 15 20 25
I- CRAN CURCENTA ( 
- DRAIN CURRENT A)
FIGU E 5i Typical Capacitance FIGURE 6 Tyca Gate Charge
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BUZ60 SIficonix
PERFORMANCE CURVES (25*C Unless otherwise note-B)
FIGURE 7: On-Reaistance vs. Junction Temperature FIGURE 8: Typical Source-Drain Diode
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FIGURE 9: Maximnum Avaianche and Drain FIGURE 10: Safe Operating Area
7.5 Current vs. Case Temo erature10
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APPENDIX D: GENERAL SWITCH-MODE
POWER CONVERSION STORAGE
COMPONENTS AND SWITCHES
INDUCTOR CORE MAGNETIC AND WINDING INFORMATION
DATA SHEET [From Ref. 49]
0.800
WINDOW AREA 225.600 .r. m,t
CROSS SECTION 0 0350 In" 0 226 c-
0.500 PA TH LENG TH 2.of91 a 509 c I,
WEIGHT 0.36 o4 10 gm
1.023 IbI
WINDING TURN LENGTH
0.250 WINDING FACTOR LENGTH."TURN
I00%,uNrvr 0.1204 It 3.67 cm
60% 0.1032 1 3.15 cm
40% 0.0864 I 2.64 cm
20% 0.0791 I 2.41 cm
0% 0.063 IT 2.33 cm
CORE DIMENSIONS AFTER FINISH WOUND COIL DIMENSIONS
UNITY amINOING FACTOR
OOMAX.) 0.030 in 21.1 mm
ID I IN ) 0.475 in 12.07 mm O0IMAX I 1.148 in 29.2 mm




55209- 14 7.8 1.03 A2 * 3 451-110o - .,
55208- 26 14 0 573 A2 6 4 2:< .
5584&- 60 32 0.251 ALL YES 148 '<s:o.
55205- 125 68 0.110 ALL YES 30.9 I<11 oo . r
55235- 147 61 00990 ALL YES 363 1<ao,.
55204- 160 87 0 0922 ALL YES 395 (rma ,
55200- 173 05 0.0835 ALL YES 42.7 rbaa. ,,.
55203- 200 109 0.0736 ALL YES 494 < ,o N ,'
55201- 300 163 0.0492 A2 and L6 YES 74.1 ,<oo..,
55202- 550 320 0.0250 A2 YES 136 ,sa .. ,
14 26 60 .. d 12.
S . 6'8. 'H0 10 Om'o". WINDING INFORMATIONaOp UNIT Y WINOING AC TGR" "
11 25 0.00374 26 664 3 28
12 31 000591 27 030 .17
13 39 0.00929 28 1025 6 cS
14 40 001.63 29 1,252 1241
is 60 0.0230 30 1.5L7 196
16 75 0.0364 31 1.28 04
17 93 0 0567 32 2.350 45 a
IS 116 00895 33 2.915 72.3
19 145 O 1402 34 3,711 116 6
20 18 0 220 35 4605 183 5
21 226 0.348 36 5E3 204
- 22 279 0 543 37 6 942 428
23 34) 0 84 3 8.75 6171
- 24 430 1.220 39 11.170 1.139
25 531 2.07 40 14.102 1.823
NOTES SE CI FC.m I I I tm SC LaES OF FICf FOR ' E - SiTm o CRAT .O G I.T C..
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SWITCHMODE POWER RECTIFIERS DATA SHEET [From Ref. 50]
1. Schottky Barrier [From Ref. 50]
MOTOROLA MBR320P MBR330PN SEMICONDUCTOR MBR340P
TECHNICAL DATA See Page 3-50
SWITCHMODE POWER RECTIFIERS MBR735
. .. MBR745
Thes. $tIt.- the
* Guar~.rqg a. Stress ProIect,o.
* Lo. Fo-, n d volg5.
1 sO'C Opea.g .JuaClo. remoe...u-e
* Gua,.eecO e A--l.n~e SCHOTTKY BARRIER
* Eoo nvMe et$ UL94 VO .I 1,8 " RECTIFIERS
7 5 AMPERES3 5 ,d 45 VOLTS
S- 5-s
.. . . . . . . . . , . . . . . . . _ o ... .'. . .
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2. UltraFast [Fom Ref. 50)
'QLAMUR405 MUR450
XCONDUCTOR MUR410 - MUR460
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MUR4O5, 410 AND 415
FIGURE I - TYPICAL FORWARD VOLTAGE FIGURE 2 - TYPICAL REVERSE CURRENTT
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MUR405 Series
NOTE I - AMBIENT MOUNTING DATA
MECHANICAL CHARACTERISTICS
Data shown for thermal resistance Junction.to- Case: Transfer Molded Plastic
ambient (RAJA) for the mountings shown Is to be used Finish: External Leeds are Plated. Leads are
as typical guideline values for preliminary engineering readily Solderable
or in case the tie point temperature cannot be measured. Polarity: Indicated by Cathode Band
Weight: 1,1 Grams lApproximately)
Maximum Lead Temperature for Soldering
Purposes:
TYPICAL VALUES FOR R@JA IN STILL AM 300C, 11,' from case for 10 a
MOUNTING LEAD LENGTH. L (IN)
METHOD 1/8 114 1/2 3/4 UNITS
I s0 51 53 55 Cw OUTLINE DIMENSIONS
2 RJA 58 59 61 63 *CAw
3 28 CW
MOUNTING METHOD I
P.C. Board Where Available Copper - - D









I. DIMENSIONING & TOLERANCING PEI
ANS!'Ye5 1352
MOUNTING METHOD 3 2 CONTAOLLING DIMENSION I CH
PC- Board with
I-I2 x 1-112" Copper Surface
0 O' MILUMS PKMoj - S~oo --- .
Board Ground Plane CASE 267-42
PLASTIC
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Magnetic Circuit Elements Inc., 0-1618T2, Turns Ratio ±2%, DCR ±20%A
Primary (5-1): 20 Turns #32 AWG
Secondary (2-6): 20 Turns #32 AWG
Transistors
Q, - High-Speed Switching Transistor. Silicon PNP, CGGJTX 2N3636 KS314 (fT
= 200 MNHz)
Q2 - High-Speed Switching Transistor, Silicon NPN, TI 2N3252 210 (rfT 200 Mh1z)
Capacitors
C'A - Sprauge 225P. 1.0 ± 10 V - 75 DC
(B - 0.001K. XE. 1 kV
Cc- - +80-207(. 50 V. ZSV
Resistors
RG - 10 Q ± 57
Support Equipment
DC Power Supply - Ill 621SA. 0 - 50 V (60 VMAX). 250 mA
Textronik 2213 60 MHz Oscilloscope
20 MHz Pulse Function Generator Model 145 Hlewlett Packard
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APPENDIX F: CLASS B OUTPUT STAGE
DATA SHEETS
Transformer & Inductor Specificiations [From Ref. 49]
GENERAL
CYBERDATA 7-13-390 -61 T
.LECTRICAL
SCHEMATIC DIAGRAM-VOLTAGES. CURRENTS. M1EOUENCY. TOLURANCS. IMPEDANCES (SOURCE,
INPUT. LOAD). WINDINGS. TAPS. POLARITIES. SHIELDING. ETC.
WIWIiG TURNS RATIO + 2 DCR + 20;; 5 2--. 
5 - 1 1.000 (Ref) 20T #32 20T #32
__ _ _  __ 
_ _ _ 
- 6
2 -6 1.000
4A( Lr* /Inductance At Terminals ( - 1 Shall be:
MAX.) MA. AV. A.C.
MIN. ) HENRIES 3 I0 Measured aT 1 VOLTS 1000 CPS.
PHASE SHIFT FREQUENCY RESPONSE HARMONIC DISTORTION DUTY CYCLE
CAPACITANCE TEST VOLTAGE Q bU liz INS IMPEDANCE TEMPERATURE RISE
3750 VAC F;S
FACKAGING For V .D.E
OUTLINE DRAWING-CASE & MOUNTING DIMENSIO4S TERMINALS. IDENTIFICATION. FnNISH
.150 TYP
PIN° 1 I.30




TEMPERATURE RANGE fTEMPERATURL STABILITY SHOC'K VIBRAION
ALTITUDE HUMIDITY lUrE
7540 MOFFETT ST
MAGNETIC CIRICUIT ELEMENTS INC, SALINAS CAB9O95
PHONE: (40) 17. 752
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2 I , II I I
2N3252 NPN Silicon Transistors [From Ref. 511
TYPES 7N3LtiZ, 2N3253
N-P-N SILICON TRANSISTORS
BULLETIN NO.L 5 73.36 AI3 RCO *5- VSSEo ... C. 1,73
DESIGNED FOR HIGH-SPEED, HIGH-CURRENT SWITCHING APPLICATIONS
mechanical date
_______TI COLLEC OM IS N
Pat ICECTR ICA L CONTACT
, , ,L ' Wty. TIE CASE
- ~ ~ ~ ~ L I0~~7 .EDEC 10 3-
DIME SIONS AND NOTE
AM* A1O34CA11SLES
absolute maximum ratings at 25C frae-ir tnmsperature (unless otherwise noted)
2N3252 21,3253
l or ate Vollng .. . . . . . . . . . . . . . .. . . . 60 75
C.llector-Start r Vo ~ge (St. No, 1) . . . . . . . . . ..... .30 . AO0
E ner.Sose Vo!oge . . . . . . .. . . . . . . . . . . . . 5" <
° 
.C"
Co;Ie~r C - -en I. . . . . . . . . . . . . . . . . . . . . . . 1. ''--
Continuou De-ce Discpotio of (a, beaow) 25*C  Casee- Te pera ure Se oe Noe3 ) 1 -- -
Storage Temlperoture Range . . . . . . . . . . . . . . . . . . . -45"C to -200C'
Lead T-mpera...e. ,, In~ fo. Cos. far 60 SeconIds. . . . . . . . . . . . _-- 3001*
"electrical characteristics of 215-C free-Qi, temperature (unless otherwise noted)
_____e 0$,: .
". y, I ,,-0l t 03t l N I





Ia.3 .2 ~ ~ ~ ~ ~ 1 allMF, ~ ~ . . 5
.,.0oO 2 0 c.. . . 0 ''. 20 'C------ .  1 11- cDII .1 " os




switching characteristics at 25C fro...ar temperature
P 2N3152 ,31331PAEAM r|IR |ST CONDITIONSS MAX MAX UNIT
I.0.,T tme I $S00.0. I* , = Soma, V- =-2,. i IS 1M1
E. tM I, = Stfl. S* F r I$ 30 33 I
0I.Sfo.j. t~rna t c = S IO , , s," 40 40sow.
1, FollI-~ k = Si. S" Rpm ~2 34 o3
0, Toitil C w Ol, I LC = 500O m. I, = SO m S qt . 3 S 1 5 I;b
*PARAMETER MEASUREMENT INFORMATION
200 OUTPUTO TIPtINPUT 3000IIN"U
TEST CItCUtl
.10.7 TEST C ;R't "
FIGURE I - DELAT AND RJSI TINES FI tCl 2 - STORAGE AND FALL T.[SI





N* ' C... ., - - '_ '--n -9 I( - -'na. .9.. -~
FIGURE 3 -- TOrt* COWTIOL CNARGE
Is - FIR I
1 38
2N3636 PNP Silicon Transistors [From Ref. 51]
* High V(BRICEO ... 140 V (2N3634, 2N3635) or 175 V (2N3636, 2N3637)
* High Dissipation Capability .. 10 W at 25"C Case Temperature
mechanical data
THE COLLECTOR IS IN ELECTRICAL CONTACT WITH THE CASE
ALL JEDEC TO 39 DIMENSIONS AND NOTES ARE APPLICABLE"
absolute maximum ratings at 25'C free-air temperature (unless otherwise noted)
2N3634 2N3636
2N3635 2N3637
Ccliector Base Vo je .. .. ...... . .... ...... . ......... 140 V -175 V
Corrector Emiter Voltage (See Note 1). ........................ 140 V -175 V
Eminter-Base Voltage .... ...................... ...... 5 V' -5 V
Unrtrnioius Collector Current. ............................. -1 A .
Cornrr.~ous Device Dissipation at (or below) 25-C Free-Air Temperature (See Note 2) . . .- 1 i.V -
Cantin.ois Device Dissipaton at (or below) 250 C Case Ternperatjre (See Note 3) { lowt
Szcfage Temperature Ran~ge....... ......................- 65C to 200:C
Lead Temperature 1!16 Inch from Case for 10 Seconds...................................*-{ t'
NOTES I Thtte aelues *,IV between 0 and 10 mA collector Current when the -1114,10616 drOds - 00* OfCi!c.tId
2 Delete nearlv to 2OdC free air tompersre at the rate of 5 71 mN 'C
3 0-rt. the (0owtt rating linearly to 200 C case tenrperetrre at the fre of 57.1 trW c. Ocrite tire Swtil JE DEC teg Ited)
rain Irnenin t0 200 C rae temperature at the rate of 28.6 mw -C
'Ti,. aEDEC rIstered oumlne for Thnese clenes is705 TO39 fells within TO 5 with ttre *,coontr of load rengtt-
*ADEC rag srer..j data Th-s data sheet conteni t r Opitcabie registered data in effect at the Time 01 onlrtclr
.iesa.guaranteeo tby T.n., instruments in addition to the .1cDEC registoeeo .aiuas whichi a'. a-S shown
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TYPES 2N3634 THRU 2N3637
P-N-P SILICON TRANSISTORS
*electrica! characteristics at 25'C free-air temperature
2N3634 2N3635 2N3636 2N3637 IUNITPARAMETER TEST CONDITIONS N
MIN MAX MIN MAX MIN MAX MIN MAX
Collector-Base
V(BRICB O Breakdown IC -100A. IE-0 -140 -140 -175 -175 ,V
Vol tage
Collector-Emitter




V(BR)EBO Breakdown IE  - 10A, c = 0 -5 -5 -5 -5 V
Voltage
IC80 Collector Cutoff VCB 100 V. IE-0 -100 -100 -100 -100 nACurrent
Emitter Cutoff
IEBO VEB = -3 V. IC 0 -50 -50 -50 50 ,C.urrent ______
VCE = -10V. IC ' -0.1 mA 40 80 40 80
Static Forward VCE - -10 V. IC = -1 mA 45 90 45 90
hFE Current Transfer VCE - -10 V, IC -10 mA See 50 100 50 100
Ratio VCE = -10 V. IC - -s0 mA Note 50 150 100 300 50 150 100 300
VCE = -10V. IC= -150 mA 4 25 50 25 50
BaseEmiter IC - -10mA. IS - -1 mA See -0 8 -08 -08 -08VBE Note ... VVoltage IC = -50 mA. IB -5 mA 4 -065 -0.9 -065 -09 -065 -0.9 -065 -09
Collector-Emitrer IC - -10 mA. 1B = -1 rA See -0.3 -0.3 -0.3 - 0 3 1VCE(sat )  Note vSalrron Vollag IC = -50 mA. 1B = -5 mA 4 -0.5 -05 -05 -05!
Small -Snal
hip Common.Emitter 0.1 06 0.2 1.2 0 1 0.6 0.2 1 I
Input Impedance
Small-Sonrul
Commonr-Er tiTerhie Forward Current 40 160 80 320 40 160 s0 3n
Transfe Ratio VCE - -10 V. IC = -10 mA. ___
Small-S.g- l * 1k
Common-E-tter 3, 3, 3 3
hrse Voltage1




hoe Outout 200 200 200 200 -
Admrtt nce
Smal. Signal
Common-Emitter VCE - -30 V, IC -30 mA,
tfe Forward Current I - 100 MHz 1.5 2 15 2
Tran fer Ratio
Commnon Base
Open.Circuit VCB - -20 V, IE  0 , 0 10
Outout I100 kHz 0
Capac. taice I
Conirnin Base t
VEB- -IV. IC 0.C,bo  OpenCircu E 1 V. 75 75 75 75 pr
-1 00 SiH7 [[
Input Capsctance _
NOTE 4 Itiee a'ar-e's must 0* ml$red using ulSe technoue, t. - 300 us dutv cycle 1 3%
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TYPES 2N3634 THRU 2N3637
P-N-P SILICON TRANSISTORS
"operating characteristics at 25'C free-air temperature
PARAMETER TEST CONDITIONS MIN MAX UNIT
F Spot Noise Figure [VCE -10 V, IC -0.5 mA, 3 dBRG= k, 1kHz j
#switching characteristics at 25°C free-air temperature
PARAMETER TEST CONDITIONSt MIN MAX UNIT
VCC--100V, ICv-50mA.
ton Turn-On Time IB(1)=-5mA, VBE(off)-4V, 400 ns
See Figure 1
VCC -100 V. IC -50mA.
tof f Turn-OIf Time IB(j)=-5-A, 18(2) 5 mA. 600 ns
See Figure 1
'Voltage and Current values shown are nominal, exact values varv sightly with transitor parameters












'.E-TS A The not wavefo ms are supphed by a generator wth the following tharCZout - 50 2. 1t, - 20 s t C 20 s
1, - 20 1 at cvce C 21.
B Vave~orns arenmo.r tOetO n O osriosCOoe w,th the ofllowrng chatactersrc t , 1 Ons R,, oo -Q Cn 1500F
t DEC -tgiIe t 0418
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